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ABSTRACT
 
The Plasma Probe instrument was designed by Marshall Laboratories 
(now Time-Zero Corporation) for the Pioneer C, D and E spacecraft. 
The instrument is designed to measure ion and electron density and 
angular distribution in outer space. 
An Electrometer Amplifier converts the negative and positive ion flux 
collected on its target to a bipolar signal proportional to the energy per 
unit charge as determined by the optic electro-static potential, solar 
wind flux, and direction. The output is dc-compressed at 2/3 of full 
scale input to keep the output swing to a reasonable value in measuring 
of signal range. Output is 3. Z millivolts for lx10 -145 magnitudes 
-
amperes, approximately 7 volts for 2x0 1 1 amperes, and 21. 5 volts 
for 10 - 9 armperes. The output is positive'for negative particles 
(limited to 1 0  amperes) and negative for positive ions. 
A Compression and Pulse Width Modulator performs a linear logarith­
mic compression on the piecerwise linear output of the electrometer 
amplifier. The output of this section is a pulse width modulated signal 
logarithmically proportional to the input flux: Maximum pulse width 
is equal to minimum flux and minimum pulse width is equal to maximum 
flux. 
An A/D converter converts the pulse width modulated signal into a 7 bit 
binary word. It also converts the High Voltage Analog into a logarith­
mically compressed 7 bit binary number. 
The Target Programmer logically controls the 3 targets and related 
information into other subsystems. 
The Sector Programmer's primary function is to divide the spacecraft 
revolution into 128 (7bit) equal segments. It also furnishes section timing 
signals to other subsystems. 
iii 
The Timing and Control section provides all central timing, control 
and mode signals for the instrument. 
The Buffer Storage subsection provides temporary storage of input 
data to meet the telemetry readout rate. 
The High Voltage Programmer controls the High Voltage Power Supply 
and provides 7 cycles of 30 ion reference steps and one cycle of 15 
electron reference steps. It also programs the suppression voltage 
requirements. 
The High Voltage Power Supply generates the balanced stepping high 
voltage for the analyzer plates in the optics section. It also provides 
all suppression and related voltages. 
The Low Voltage Power Supply converts the spacecraft 28 volts into 
the required instrument voltages. 
Ground Support Equipment (GSE) has been designed to stimulate the 
spacecraft electronics normally interfacing with the Plasma Probe 
Instrument. The GSE provides the stimulus, timing signals, and 
power necessary to operate and test the flight hardware. The GSE 
also provides a readout capability which is synchronized to the stimu­
lation of the sensor for measuring and recording system inputs, out­
puts, and performance parameters. 
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1.0 INTRODUCTION 
This engineering report describes the Pioneer C, D and E 
Plasma Probe instrument and associated Ground Support Equip­
ment designed and fabricated by Marshall Laboratories (now 
Time-Zero Corporation) for Ames Research Center under 
NASA Contract NAS 2-3374. 
The Plasma Probe instrument measures solar plasma charged 
particles in terms of flux, corresponding to energy level and 
incident direction of travel. This flux is detected by optical 
sensors and is converted to analog signals proportional to 
energy per unit charge. 
1.1 Scope 
The report covers the electrical, mechanical, and thermal 
design of the instrument. Also included is the Ground Support 
Equipment description, new technology, test results, problem 
areas, and recommendations. 
The Appendix contains pertinent stress analysis, worst case 
design analysis, description of IC logic, and other appropriate 
supplemental material. 
For clarity and convenience, the electrical description portion 
of this report is divided into three sections: 
a. 	 General Description (Section 2. 0) 
This section consists of a general discussion of 
the instrument's main features and interfaces. 
b. 	 System Description (Section 3.0) 
This section is primarily concerned with a more 
detailed description of instrument operation. 
I 
This will include logic networks, sensor mechanics, 
transfer functions, and information flow between 
circuit "blocks" without going into detailed circuit 
analysis. 
c. 	 Circuit Description (Section 4. 0) 
Detailed circuit operation is presented in this section. 
1. 2 Delivered Units 
The following units of Plasma Probe Experiment Model Numb er 
ML304- 1 were designed, fabricated, tested and delivered: 
a. Engineering Prototype, Serial Number 8C05-l 
b. Flight I Instrument, Serial Number 8C05-2 
c. Flight 2 Instrument, Serial Number BC05-3 
d. Flight 3 Instrument, Serial Number 8C05-4 
Two sets of Ground Support Equipment were also designed, 
fabricated, tested and delivered. 
Z. 0 GENERAL DESCRIPTION 
The Plasma Probe Instrument is designed to measure ion and 
electron density and angular distribution in outer space. This; 
flux is detected by optical targets and converted to analog sig­
nals whose amplitudes are proportional to the energy per unit 
charge as determined by the optics electrostatic potential and 
the solar wind flux and direction. 
The input amplifier capability ranges from 1xl0 1 4 amps to 
Ix10 - 9 amps. 
This and other pertinent data is arranged in a particular digi­
tal format for transmission to earth. This can be seen in i 
Figure Z. 0-1, Data Format. 
2 
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NOTES to Figure 2.0-1, Data Format: 
SCS: Sector Command Status 
HVP: High Voltage Polarity 
SID: Suppression ID 
MCI, 2: Sup. Mode Command Status 
IFC: In Flight Cal Status 
SG 1, 2: Sector Generator Status 
BR: Bit Rate 
DGSM: Duty Cycle Storage Mode 
ELECTRON MODE: 
MF t to MF 15 14 Electron steps plus zero step 
POSITIVE ION MODE: 
MF 1 to MF 30 30 Ion steps 
DEFINITIONS: 
DCSM: I for DCSM 
0 for normal operation 
PS 1: 
PS Z: 
Bottom target data 
Center target data 
14VP: 1 for Ion Mode 
0 for Electron Mode 
PS 3: Top target data 
SID: 0 for unsuppressed 
BR: 
MC l, 2; 
I for suppressed 
I for Ifigh Bit Rate 
0 for Low'Bit Rate 
0 for unsuppressed 
(512 BR, 256 BR) 
0 
1 for suppressed 
1 for Automatic Suppression 
IFC: I for IFC on 
0 for IFC off 
SG 1, 2: 1 for Fast (Lead Sun pulse) 
0 for Slow (Lag Sun pulse) 
SOS: [ for normal operation 
0 for delayed Sector Gen. 
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The other data includes High Voltage polarity (to identify 
positive or negative particle measurement), section infor­
mation, bit rate (to identify message format), suppression 
mode, calibration status, and certain other information 
pertaining to the operation of the instrument. 
The spacecraft, using a sun sensor, generates a pulse 
for each revolution of the spacecraft. The Sun Pulse 
occurs at a nominal rate of 60 ppm, but the rate can range 
from 54 to 80 ppm. This Sun Pulse is the basic timing 
signal for the operation of the instrument. Using this Sun 
Pulse repetition rate, the instrument divides each revolu­
tion of the spacecraft into 128 equal angels called Sectors. 
Three 	techniques are used for collecting flux data: 
a. 	 Polar Scan (PS), during which all three targets 
are used. The instrument detects the sector in 
which a maximum flux was measured, and the 
amplitude of this flux at each target. 
b. 	 Azimuthal Scan (AS), during which the instru­
ment is programmed to detect the flux collected 
by the center target at each of 23 particular 
sectors out of the IZ8 equal intervals. See 
Figure 2.0-Z for the Azimuthal Scan Diagram. 
The shaded areas show the AS Sectors. 
c. 	 Maximum Flux Scan (MFS), which is similar to 
the Polar Scan. Here, the anplitude of the flux 
collected only by the center target is measured. 
The amplitude of the maxinutin' flux during each 
revolution and the sector in which it occurs are 
detected.
 
Ion measurements are made at each of thirty levels of 
analyzer voltage while electrons are measured at each of 
15 levels. 
When data is transmitted at high bit rates (512 or 256 BPS), 
one PS and AS is made for each level of high voltage. 
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I 900 
At low bit rates (64, 16 or 8 BPS or Duty Cycle Storage 
Mode-DCSM), one MFS is made for each level of analyzer 
voltage. After the last voltage step during an Ion cycle, 
the analyzer voltage is set to that level at which the maxi­
mum flux was detected; then one PS and one AS is made. 
After the last analyzer voltage step of an Electron cycle, 
the analyzer voltage is set to the level of the seventh step, 
and one PS and one AS is made. 
Therefore, during high bit rate, in Ion mode, the instru­
ment makes one PS during one revolution and one AS 
during the next revolution for each of thirty analyzer volt­
age levels. At a nominal Sun Pulse rate of 60 ppm, 60 
seconds are required for one Ion cycle. 
During electron mode, the same sequence occurs for each 
of fifteen levels of high voltage. At the nominal Sun Pulse 
rate, 30 seconds are required for an electron cycle. 
At low bit rates, during Ion mode, the instrument makes 
one MES during each revolution for each of thirty analyzer 
voltage levels, then one PS during 'an additional revolution 
and one AS during another revolution. This requires five 
revolutions minimum for each Ion cycle, which includes 
three stabilization periods. 
During electron mode, the same sequence occurs for each 
of fifteen levels of analyzer voltage followed by one PS and 
one AS. 28 revolutions are required for an electron cycle, 
which includes two stabilization cycles. See Figures 2. 0-3 
and 2. 0-4 for the HV Siepping Sequence diagrams. 
The above statements regarding timing are made for expla­
natory purposes. Practically, these times are several 
seconds longer. For instance, midway through an Ion 
cycle the sequence is stopped and the analyzer voltage 
reduced to zero for two Sun Pulse periods. 
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The sequence is also stopped and the analyzer voltage is 
reduced to zero for four Sun Pulse periods any time the sup­
pressfon mode is changed, such as occurs between the fifth 
and sixth analyzer voltage steps of an electron cycle or be­
tween an Electron and Ion cycle. These analyzer voltage 
zero periods are used for stabilizing the Electrometer ampli­
fier. 
At both high and low bit rates the instrument is sequenced 
through seven Ion cycles, then through one Electron cycle. 
For the first five steps of an Electron cycle, the targets are 
operated with unsuppressed secondary emission and the re­
maining steps are in a suppressed mode. 
During Ion cycles, the instrument operates in one of three 
suppression modes. These modes are: all unsuppressed,
 
all suppressed, and automatic suppression. During automatic 
suppression the first three and the last three Ion cycles are 
unsuppressed and the fourth Ion cycle is suppressed. 
The suppression mode can be changed by Earth Command. 
This command can be received at any time and stored in the 
instrument. The command is executed at the start of the next 
Electron cycle.
 
See Figure 2.0-5 for the Electrical Interface Wiring Diagram. 
Appendix A shows the specification of IntegratedCircuit logic 
used in the system. 
2. 1 Subsystems General Description 
The instrument consists of fourteen electrical subsystems 
plus the Optics section. These subsections are as follows: 
10 
4S- 3pa2r2 Eva * 0IPg 2 rs __ 540 
4CIHM4clgv,, 
oou o~s 
I'/IEEEa 
R MEUA)F.()' 11 h~~ 
P28vaI-1P42 
PPEMP#(x 
E 22 
3 
161 
1SHI 
i P67"KCLW(IOh 
PEE OEde( H05SCVtAI 
-'-------255(I ETWD~ FOR(3) AA ts 
SAUR COUo' 
_____P 2;x I) 55 
C~mt9 2' 
y 
1717/ 
6D06 
72 
T~"FEMP~ 
DCHSS6I-I 
~aX,K 1 & 4 &r 
/#/sccc11
5AP poS X 
-)/443EP3-Pr 
.ZB 
8{LC A4V 
LTCPM ()40E 
W 4M 
5 
4A 560 ~iJT 
To 
ST/9I91A
ST/UJELL TCS 
SU1O1M 
IV WRIPUe H72V.4k2222N!K 
1 PSit'I3Q TURK~s 
42A 
21M4J'"4 
-
127/PI
XAJ& T 
1 
ST?'kT 
193 
01S/R 0471 ur 
OR(7
U3OP TM 
(24r120 
CUD 
-OI 
C HIELO 
IL 
PUSST3 
343f 
DEN/SO 
01IF -?y 
TA 
P/CE/ 
/ctjrWIVI/*IO 
, 
'WLDOUTzMRA -Z- . 4 1 
a. 	 Electrometer Amplifier 
b. 	 Attenuation and Pulse Width Modulator 
c. 	 Timing and Control 
d. 	 Sector Programmer 
e. 	 Target Programmer 
f. 	 High Voltage Programmer 
g. 	 Analog-to-Digital (A/D) Converter 
h. 	 Commutator 
i. 	 Status Decoder 
j. 	 Calibrate and Sector Delay 
k. 	 Buffer Storage 
1. 	 Temperature Sensor 
m. 	 High-Voltage Power Supply 
These sub- systems are arranged into four sub-assemblies: 
a. 	 Electrometer Amplifier - contains the Optics, 
Electrometer Amplifier, and the Attenuation and 
Pulse Width Modulator. 
b. 	 Loc - consists of the Analog-to-Digital (A/D) 
Converter, Target Programmer, Sector Programmer, 
Timing and Control, Temperature sensor, Status De­
coder, Commutator, and High Voltage Programmer. 
c. 	 Buffer Storage - contains only the Buffer Storage 
circuitry.
 
d. 	 Power Supply - contains the high and low voltage
 
power supplies.
 
A block diagram of the system is shown in Figure 2. 1-i. The 
Interconnect Schematic can be seen in Figure 2. 1-2. See 
Appendix B for the master drawing list, Operational Test speci­
fication, and Flight Acceptance Test Specification. Appendix 
C shows a typical Flight Acceptance Test Report. 
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2. 1. 1 	 Electrometer Amplifier 
.2. . 1. 	 Optics 
The Optics consist of two concentric spherical analyzer plates 
that, when properly biased, produce an electrostatic field. 
Ions entering this field are deflected, and only those having a 
E 
pre-determined U- range can reach the current detectors. 
2. 	 1. 1.2 Electrometer 
Each target is connected to a current amplifier. The ampli­
fier produces a positive output voltage for negative particle 
inputs, and a negative output voltage for positive particle 
inputs. 
- 9Range of operation is lxl0- 14 amperes to lxl0 amperes 
for the input, and 0. 0032 volts to 21. 5 volts for the output. 
The amplifier has been designed to minimize noise, drift, 
and response time, and to ensure reliable operation for the 
life of the instrument. 
2. 	 1. 1. 3 Attenuation and Pulse Width Modulation 
The output of the Electrometer is compressed at high levels 
of input current. This compression is unfolded by the Loga­
rithmic Pulse Width Modulator (LPWM), which produces an 
output pulse whose width is a logarithmic function of the 
amplitude 	of Electrometer input current. 
2. 1. Z 	 Logic 
2. 	 1. 2. 1 Timing and Control 
This subsystem generates the basic timing and control signals 
for operation of the instrument logic. It receives and executes 
command signals from external sources. On the basis of these 
signals, the Sector, Target, and High Voltage circuits are 
properly sequenced. Signals are also generated to control the 
A/D functions, Stabilization circuits and the Buffer Storage. 
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2. 	 1.2.2 Sector Programmer 
The Sector Programmer generates the basic timing which 
divides each revolution of the spacecraft into 128 sectors, 
each of which is subdivided into 16 segments. The programmer 
consists of a voltage controlled oscillator operating at 2048 
times the Sun Pulse rate, feeding into an 11 stage ripple 
counter. 
2. 1. 2.3 	 Target Programmer 
The Target Programmer consists of two flip-flops and appro­
priate NOR gates. It controls the data flow of the three targets 
(Sector and High Voltage information). 
2. 	 1.2.4 High Voltage Programmer 
The High Voltage Programmer provides the necessary signals 
to step the High Voltage Power Supply through thirty logarith­
mically increasing steps for seven cycles of ion mode followed 
by fifteen such steps for one cycle of electron mode. Dump 
and Stabilization is forced every fifteen steps regardless of 
spin rate or °bit rate. 
The minimum time between Stabilization commands is 11. Z5 
seconds at 80 RPM in Low Bit Rate, and the maximum is 45 
seconds at 40 RPM in High Bit Rate. 
2. 	 1.2.5 High Voltage A/D Converter 
The High Voltage A/D circuit is similar to the flux A/D circuit. 
The high voltage level is sampled with a voltage divider and 
converted to a PWM signal. This in turn is converted to a 
digital quantity representative of the high voltage level at the 
time of sampling. The sampled High Voltage analog will vary, 
in steps, between 0 and 3000 millivolts in Electron mode, and 
between 40 and 3000 millivolts in Ion mode. 
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2. 	 1. 2.6 Commutator 
The Commutator sequentially gates the digital data into an inter­
mediate storage register from which it is then fed into the buffer 
storage. 
2. 1. 2.7 	 Status Decoder 
The Status Decoder produces one-or-two-bit words which give 
information relating to the operation of the instrument. 
2. 	 1. Z. 8 Calibrate and Sector Delay Mode 
Upon receipt of the Calibrate Command from the Earth Station, 
two operations occur within the instrument. First, the internal­
ly generated Sun Pulse is delayed from the actual Sun Pulse for 
a period equivalent to four sectors. Whereas, in normal azi­
muthal scan flux is measured in each of 23 preselected sectors. 
these measurements are made 4 sectors later when the Sun Pulse 
is delayed. Secondly, the flux comparators are forced to gene­
rate data representing 1/2 full scale'flux. 
The Comparator calibration is disabled and normal measure­
ments resumed at the start of the next Electron cycle. The 
internal Sun Pulse returns to the non-delayed condition upon 
receipt of 	the next Calibrate Command. 
2. 	 1. 2. 9 Temperature Sensor 
The Temperature Sensor consists of a close-tolerance thermistor 
and a differential amplifier. This amplifier provides a d-c out­
put voltage as a linear function of ambient temperature. 
2. 	 1. 3 Buffer Storage 
The Buffer Storage consists of a core plane with appropriate 
Read and Write address circuits and counters. The flux and 
sector data and other information is entered into the core plane 
in specific 	locations. This information is read out at a rate 
which is dictated by telemetry requirements and in a manner cor­
responding to the message format. 
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The counters are controlled by the Buffer Logic although the 
storage unit supplies signals which prevent the Read counters 
from overtaking the Write counters. Signals are also provided 
to prevent 	writing into the core plane sections that have not 
been read 	out. 
Digital data is also generated which identifies the frames being 
read out. 
2. 1.4 	 Power Supplies 
The primary input power to the instrument is an unregulated 
+28 volts d-c. From this the various voltage sources are 
developed.
 
2. 	1.4. 1 Low Voltage Power Supply 
The Low Voltage Power Supply furnishes the following well regu­
lated voltages: 
a. 	 +6v +0.1% 
b. 	 +12V + 0.2% 
c. 	 +15V +0.2% 
d. 	 -6V +0.1% 
e. 	 -25V + 0.2% 
In addition, a 3. 3 volts 5KHz square wave is generated to provide 
filament power for the Electrometer tube and excitation for the 
chopper.
 
Z. 1.4. 2 	 High Voltage Power Supply 
The Suppression voltage supplies are +150 and -150 volts, un­
regulated. The analyzer plate power supply is programmable 
and provides plus and minus 17.5 to 1250 volts in 30 logarith­
mic steps during Ion mode. 
In Electron mode, the supply provides plus and minus 1.166 to 
83. 3 volts 	in 15 logarithmic steps. 
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3. 0 	 ELECTRICAL SYSTEM DESCRIPTION 
3. 1 	 Electrometer Amplifier and Optics 
3. 	 1. 1 Optics 
Refer to Figure 3. 1. 1-1 for the Optics configuration. 
The voltage VE is applied across the analyzer plates to produce 
an electrostatic field. The force field (charged particles entering 
the optics) deflect and only those ions within a range of specific
E 
values can reach a set of current detectors. With a spherical 
analyzer geometry, the potential between the plates is given by 
the expression, 
_RR. 	 i R 
(r) (r)i (R0- R L r 2 J 
where R0 and R i are the inner and outer plate radii, respective­
ly, and V is the potential difference between the analyzer plates.(r) 
For ions, the outer plate has a potential of +VE/Z, and the inner 
plate a potential of -VE/2.
 
The potential energy of an ion between the plates is Q V(r)= U(r )
 
where Q is the ion charge. Since the analyzer plate system is 
spherical, the ions follow elliptical orbits while in the electro­
static field. This is a conservative system neglecting fringe 
field effects; thus the total energy and angular momentum of the 
ion is constant. 
For a given potential V and analyzer plate geometry (R0 , R. and r 
* ), the range of possible orbits through the system is limited in 
both speed (v) and angle of incidence. Thus the analyzer confidu­
ration defines the speed and the angular range for a given ion 
species. 
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20. 
A figure that defines the analyzer system is the analyzer constant 
KA, where 
K E/Q norn 
A V E
 
the ratio of nominal acceptance energy to applied analyzer volt­
age. 
The maximum ion density collected by the optics is dependent 
upon the shape of the entrance aperture, the angle ' of the 
analyzer plates, the location of the collectors below the exit 
aperture, and the angular position and size of the current 
collectors. 
V VE R0 Ri 0 R 11 ()=(R- R1 ) [r 
-mvmv 2 () + qV(r) conservation of energy 
At boundary condition 
mv. cos mym1 - (r) cos cr 
V. r 
1 
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See Figure 3. 1. 1-2, Boundary Conditions at Entrance Aperture. 
1­
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r 
Figure 3. 1. 1-2, BOUNDARY CONDITIONS AT ENTRANCE 
APERTURE
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3. 	 1. 2 Electrometer 
See Figure 3. 1. Z-I for a simplified'block diagram of the Elec­
trometer. The input stage and the heart of the system is an 
8520 Electrometer tube manufactured by Raytheon. The 
selection of this tube was based upon a survey of existing elec­
trometer tubes. The 85Z0 is superior with respect to grid 
leakage, stable characteristics in both launch and space envi­
ronment, low power, small physical size and therefore, smaller 
magnetic dipole moments. The characteristics of the 8520 are 
as follows: 
Average Characteristics 
Filament Voltage 
Filament Current 
Plate Voltage 
Screen Grid Voltage 
Control Grid Voltage 
Plate Load Resistance 
Plate Current 
Screen Grid Current 
Amplification Factor 
Trans conductance 
Voltage Gain 
Maximum Control Grid Current 
Approximate Control Grid 
Current 
TriodeG2 
connected 
to P Pentode 
0.625 0. 625 volts 
10 10 mA 
2Z. 5 8 volts 
--- 5.5 volts 
-3.0 -2.0 volts 
200,000 --- ohms 
60 6 rnAdc 
--- 2.5 rrnAdc 
2.2 --­
70 14 mho 
1.85 
ixl0- 13 - - ­ amp 
--- Zxl0-15 amp 
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The tube operates at the quiescent conditions recommended by 
the manufacturer for optimum performance; namely, fixed 
cathode, plate, signal grid and filament voltage and fixed 
plate current. The precise operating point is achieved by ad­
justing the screen grid bias. In order to reduce system noise, 
the voltage gain of the tube is made as large as possible by 
minimizing the plate loading by use of an FET differential 
stage. The FET is biased for minimum temperature drift. 
When the Electrometer is turned on, with no filament voltage 
applied, the amplifiers are saturated and the output of the 
Electrometer remains at about +10V. Upon application of the 
filament voltage, the tube starts conducting and the output of 
the Electrometer decreases steadily but does not reach zero 
until the screen grid potential of the tube reaches a level be­
tween 7. 2 to 7.8 volts; nominally, it should be at 7. Z volts. 
This is done by stabilizing the system. 
The stabilization is achieved in conjunction with the HV dump 
occurring at the end of every 15 high voltage steps and between 
the fifth and sixth high voltage Electron step. During the dump 
mode, all input signals to the Electrometer grid are removed 
and a logic signal (See Section 3. 2. 6, High Voltage Zero and 
Stabilization Control) present at the Stabilization Buffer acti­
vates the Stabilization Amplifier causing it to sense any offset 
due to internal drift in the amplifier. 
The error is amplified and the output of the Stabilization Ampli­
fier feeds into the Stabilization Storage circuit which acts as a 
switch and dumps enough current through a divider network to 
establish the correct screen grid potential required for lowest 
zero offset. The output of the Electrometer is d-c compressed 
at 2/3 of full scale to keep the output swing to a reasonable 
value in measuring 5 magnitudes of signal. 
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Refer to Figures 3. 1. 2. -? and 3. 1. 2-3 for a plot of the Elec­
trometer transfer functions for Ion mode and Electron mode, 
respectively. 
The transfer characteristics of the Electrometer at this 
region follows basically the expression 
zE=RfxEo f I.In +V 
which shows that output voltage is a function of the feedback 
resistor plus the zener breakdown voltage. Below the 2/3 
region the transfer characteristic is 
E = RKf x I x22o f in 
Figure 3. 1. 2-4 shows an equivalent circuit of the Electrometer 
for analysis purposes. The ratio of RI to R2 is 22. This net­
work, together with the zener diode and the shielded feedback 
10 
resistor R, (1. 5 X 10 i ) determines the gain and compression 
region. The output of the Electrometer is d-c compressed to 
Z/3 of full scale to keep the output swing to a reasonable value 
in measuring five magnitudes of signal. 
The transfer function for the Electrometer can be derived as 
follows: Consider Figure 3. 1.2-5, Electrometer Feedback 
Equivalent network. 
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Assuming infinite gain, Zin can be neglected. Therefore, 
Iin R f
 
Eo + R f
 
Thus 
Eo _ f
 
Yin I + R fCs
 
Where 
RC , 1.6 msec 
so that roll-off is about 100 Hz. 
A shield is employed on the feedback resistance to reduce the 
effect of distributed capacity. 
In the Electron mode the output is limited because of the supply 
voltage being +15 volts allowing the amplifiers to saturate at 
about +10 volts. In the Ion mode the output increases to about 
-22 volts and then saturates. The compression is achieved by 
means of the 2 zener diodes (See Schematic, Figure 4. 1. 4-1). 
These have sharp knee characteristics and produce a zener 
breakdown voltage of 6. 7 volts at about 100 microamperes. 
These zener diodes are located in the output of the Electrometer, 
therefore forcing compression once the output increases above 
the zener breakdown voltage. 
Refer to Figure 3. 1.2-6 for the detailed Electrometer inter­
connect diagram. 
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3. 	 1. 3 Attenuator and Pulse Width Modulator 
See Figure 3. 1. 3-1 for a simplified block diagram of the Attenu­
ator and Logarithmic Pulse Width Modulator (LPWM). 
The output of the amplifier is passed through a variable attenu­
ator to the 	input of a precision voltage Comparator. A sample 
command 	signal applies the maximum amplitude of reference 
voltage to 	the comparator which initiates the pulse out of the 
Comparator. The reference voltage input is allowed to decay 
exponentially, and as soon as it falls below the level of the in­
put signal 	voltage, the output pulse is terminated. 
Thus a maximum flux (least amplifier output) produces a maxi­
mum pulse width and maximum flux produces a minimum pulse 
width. 
This width modulated pulse gates a clock signal into a seven­
stage digital Comparator which converts the flux amplitude to 
a 7 bit digit'number. The circuit is capable of storing the 
number representing maximum flux and signaling the sector 
programmer when this maximum has occurred. 
3.1.4 	 Pulse Width Modulat6r Programmer 
Refer to Figure 3.1.4-1 for a block diagram of the Pulse Width 
Modulator (PWM) Programmer. 
The PWM Programmer controls the Positive and negative 
Reference Generators. The QI, Q2, and Q3 outputs (and their 
complements) drive the Reference Generators to provide three 
levels of exponentially decaying reference potentials to the 
Comparators. 
The basic timing signal is the PWM Shift Pulse. Input and out­
put waveforms, are shown in Figure 3.1.4-Z and 3.1. 6-Z. 
QZ and 03 	are preset by the sample command. 01 is preset by 
03. 
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The PWM signal is generated in conjunction with the Logic 
Programmer and the output of the Comparators. It is used 
together with the QZ, Q3, and-T signals from the PWM 
Programmer, to program the Attenuator Driver. See Figure 
3.1.4-3, Logic Programmer Block Diagram. 
3.1.5 Comparators 
Two Compatators are used in the LPWM: one negative Com­
parator and one positive Comparator (Figure 3.1.3-1, LPWM 
Block Diagram). The comparison of an input signal with the 
exponentially decaying reference input determines the output 
pulse width. The output of the positive Attenuator is the input 
to the positive Comparator; the output of the negative Attenuator 
is the input to the negative Comparator. 
The Comparators are each essentially a three-stage differen­
tial amplifier. See Figure 3.1. 5-1 for the Block Diagram and 
stage gains. 
3.1.6 Reference Generator Networks 
Two Reference Generator networks provide the exponentially 
decaying reference levels to the Comparators. The Reference 
Generator networks consist of: 
a. 	 Three Reference Drivers 
b. 	 An Offset Generator 
c. 	 One positive and one negative Reference Generator 
(summing networks) 
Refer to Figure 3.1. 6-1 for the Reference Generator Network 
Block Diagram. 
The Pulse Width Modulator Programmer (Figure 3.1.4-1) 
controls the Reference Drivers and the Offset Generator. 
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The three Drivers are sequentially activated to drive each 
summing resistor in each Reference Generator to consecutive­
ly produce 	three distinct levels at each output. The capacitors 
C 1 and C 2 form part of an RC network to allow the ouput levels 
to exponentially decay. The Offset Generator inserts a 450 my 
offset to the Reference Generator outputs at the first level. 
See Figure 	3.1. 6-2 for the timing diagram of the Reference 
Generator Network. This is an extension of Figure 3.1.4. -2, 
Input and Output Waveforms, Pulse Width Modulator. 
3.1.7 	 Suppression Circuit 
The function of the Suppression Circuit is to provide all neces­
sary voltages for the Optics section and a +40 volt supply for 
the drift tube. The Suppression Circuit is an integral part of 
the amplifier assembly. The output of the suppression circuit 
is dependent upon logic signals 6+0 and 6+25, Table 3. 1. 7A 
illustrates the output combinations of the circuit in conjunction 
with the logic signals. 
6+127 6+0 Suppression Voltage 
0 0 -40 
0 1 0 
1 0 	 -25 
1 1 	 + 6 
Table 3. 1. 7A Suppression Circuit Lbgic 
3.2 	 Buffer Logic 
Refer to Figure 3. Z-I for the block diagram of the Buffer Logic. 
3.2. 1 	 Timing and Control 
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3; Z.1. 1 	 Voltage Controlled Oscillator 
See Figure .3. 2. 1-1 for the Voltage Controlled Oscillator Block 
Diagram. 
The Voltage Controlled Oscillator (VCO) is an astable multi­
vibrator with a symmetical output. It feeds into an eleven 
stage counter which counts to 2048. The Sun Pulse resets 
the counter to zero and synchronizes the -phase of the oscillator. 
If the oscillator frequency is higher than Z048 counts between 
.Sun Pulses, the counter overflows and sets the control flip-flop 
which then acts to reduce the VCO frequency. When frequency 
is low, the Control flip-flop is reset and the VCO frequency 
increases.
 
R and C provide a large time constant of 1500 seconds to achieve 
a ripple error of less than 0. 1%. 
3.2. 1.Z A/D Clock 
Figure 3. 2. 1-2 shows the block diagram for the A/D Clock. 
The A/D Clock oscillator is an astable multivibrator whose out­
put is a 4.jisecond pulse with a repetition rate of 81.92 Kpps. 
The frequency is controlled to within +0. 4%. The Stop/Start 
circuit provides a delay of 8 pLseconds between the Start com­
mand and the first clockpulse. 
3.2.1.3 	 Sun Pulse Delay 
A block diagram of the Sun Pulse Delay network is shown in 
Figure 3.2.1-3. 
In normal operation, Flip-Flop 1 is set by Sun Pulse Delayed 
Mode Change (SDMC), which is derived from the calibrate 
signal. This enables Gate 1 and inhibits Gate Z. The Interface 
Sun Pulse signal appears at the output as Sun Pulse. 
Interface Sun Pulse also toggles Flip-Flop Z, which operates 
the delay circuit when Q goes positive. The fall of the delay 
output triggers the One-Shot, but Gate 2 blocks this signal. 
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When another SDMC pulse appears, Flip-Flop 1 is reset. Gate 
1 is inhibited and Gate 2 is enabled. The output of the One-Shot 
then appears as the Sun Pulse. 
The width of the delay output is controlled to 32±0.1 msec; there­
fore, the output of the One-Shot. appears 32 msec after the Inter­
face Sun Pulse. 
3.2. 1.4 	 Spoke Generator 
See Figure 3. Z. 1-4, Spoke Generator Block Diagram. 
The Spoke Generator is an eleven stage ripple-counter driven 
by the VC0. 
The gu Pulse is inverted to produce the Sun Pulse. This signal 
drives the One-Shot which resets the counter and the overflow 
detector, Flip-Flop 3. The Sun Pulse is also used to toggle the 
two stage shift register, Flip-Flop I and Flip-Flop 2, and to syn­
chronize the VCO. 
If the VCO frequency is high, the counter overflows, setting Flip-
Flop 3. The next Sun Pulse sets Flip-Flop 2 and the second Sun 
Pulse sets Flip-Flop I. The Q output from Flip-Flop Z acts to 
reduce the VCO frequency. When the frequency goes low Flin-
Flop 3 remains reset and the next two Sun Pulses reset Flip-
Flop I and Flip-Flop 2. Q of Flip-Flop Z then increases the 
frequency. The Q outputs from Flip-Flop I and Flip-Flop 2 are 
used for status information. 
The VCO is buffered to set and clear Flip-Flop 4. The i output 
of Flip-Flop 4 provides the V signal which drives the counter; it 
is also used in the A/D control. 
The output of the counter, Q0 through Q1 divides the time be­
tween Sun Pulses into 2048 equal segments. 
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3.2. 1. 5 Sector Detector 
The Sector Detector consists of Logic Gates which produce 
signals corresponding in time to various sectors or groups 
of sectors. The 128 Sectors are labelled Sector 0 through 
Sector 127. Each time duration of each sector is equal to 
16 counts of the VCO. 
Figure 3. 2. 1-5 shows the logic diagram of the Sector Detec.­
tor. See Figure 3. 2. 1-6 for the timing diagram. 
Table 3. 2. 1A lists the register count for each of the appro­
priate sectors. Table 3. Z. IB through 3. 2. IH show the 
Sector Detector Truth Tables. 
3.2.1.6 	 A/D Control 
This circuit generates the basic timing signals for controlling 
the AID functions, Target and High Voltage (HV) advances, 
and Write Pulses. See Figure 3. 2. 1-7 for the logic diagram 
of the A/D Control. Figure 3. Z.1-8 shows the AID Control 
timing diagram. 
Signals 100, 101 and 102 occur during each sector. Signal 100 
occurs during the first segment of each sector; signal 101 occurs 
during the 1Zth, and I0Z during the 13th. 100 is used to gene­
rate Start AID and Reset AID pulses, and to reset the Write 
Counters in the Buffer Storage during High Bit Rate (HBR). 
101 is used to generate Write Pulses during Sectors 66, 7Z and 
78 while in AS or during Sectors Z and 10 while in PS. It will 
also Inhibit Data during Sector 15 if the Buffer Storage is full or 
while the instrument is in stabilization. 
10Z is used to generate Write Pulses for flux during each of the 
Z3 selected sectors while in AS, during Sectors Z, 4, and 6 
while in PS, and in Sector Z in MS. 
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Figure 3. 2. I-5 
Sector Register Count 
0 0415 
1 16 431 
"
.2 32 47 
3 484 63 
4 64 79 
5 80 -4 95 
6 96 4 il 
7 112 -t 127 
84 9 1284 159 
10 160 4 175 
11415 1764 255 
16 256 271 
40 640 - 659 
56 896 4911 
64- 79 1204 4 1279 
80 1280 -+1295
 
88 1408 4 1423
 
104 16644 1679
 
126 2016 4 2031 
Tablb]a. 2. IA, Register Count and Sector 
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TRUTH TABLE FOR SECTORS 16 AND 80
 
Count Q10 Q9 Q8 Q7 Q6 Q5 Q4 Q3 QZ Q1 QO 
256 0 0 1 0 0 0 0 0 0 0 0 
271 0 0 1 0 0 0 0 1 1 1 1 
1280 1 0 1 0 0 0 0 0 0 0 0 
1281 _lj 0 1 0 0 0 0 1 1 1 
Do Not 
Care 
Do Not"(Care 
Sector 16 + 80 = -• -• - 05Q8 . f-9 
Input to Gate I Q4 + Q5 + Q6 + Q7 +U-8 + Q9 
Inverting 
= a4- d5" Q- a- Q8. a9
 
Re-inverting through Gate 8 and gives the same expression as at the input 
to Gate 1. OR'ing QI0 with this gives, 
Q4f+ Q5 + 06 + Q7 +Q-8 ± Q9 + 010 
Inverting 
.Q4" 5-5 77 -- Q8 0 - U10 = Sector 160Q-6 (9 
Table 3. 2. 1B, Sector Detector Truth Tables 
51
 
TRUTH TABLE FOR SECTORS 40 AND 56 
Count QI0 Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 QI Q0 
640 0 1 0 1 0 0 0 0 0 0 0 
659 0 1 0 1 0 0 0 1 1 1 1 
0 0 0896 0 1 1 1 0 0 0 	 0 
I I I911 0 1 1 1 0 0 0 l 
Care 
= - • Q7 -9 
Input to Gate 2 Q4 + Q5 + Q6 + 7+ +0 10 
Inverting = U"-5 - Q-' Q7. Q9 
Sectors 40 + 56 	 •Q-6 0--
TRUTH TABLE FOR SECTORS 80 AND 88 
05 	 QI Q0Count Q10 Q9 Q8 Q7 Q6 Q4 Q3 	 Q2 
0 0 0 0 0 01280 	 1 0 1 0 0 
0 0 1 1 1 11295 	 1 0 1 0 0 
1 1 0 0 0 0 0 0 01408 	 1 0 
1 0 1 0 0 0 kfl1 1 11423 

DoTINCifeDON'T CARE 
Sectors 80 + 88 = 04 • 5 • Q8 • U9 QI0
 
Input to Gate 3 = Q4 + Q5 + Q6 + U-8 + Q9 +
 
Inverting z Q4- Q5 - Q8 -9 QI0
 
Tablo:3. 2, IC, Sector Detector Truth Tables 
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TRUTH TABLE FOR SECTORS 72 AND 104 
Count 
1152 
1167 
QI0 
1 
1 
Q9 
0 
0 
Q8 
0 
0 
Q7 
1 
1 
Q6 
0 
0 
Q5 
-0 
0 
Q4 
0 
0 
Q3 
0 
1 
Q2 
0 
1 
Q1 
0 
1 
Q0 
0 
1 
1664 1 1 .0 1 0 0 0 0 
1679 1 1_ 0 1 0 0 0 1_ 
Do Not 
Care 
Sectors 72 + 102 = 4 -­6 • Q7 • Q--8 Q10 
Input to Gate 4 Q4 + Q5 + Q6 +Q7 + Q8 + Th 
Inverting = U4 - Q; • Q7 - Q-A - Q10 
0 
1 
Do oNYo 
0 
1 
dare 
0 
TRUTH TABLE FOR SECTORS 64 THRU 79 
Count 
1024 
Q10 
1 
Q9 
0 
Q8 
0 
Q7 
0 
Q6 
0 
Q5 
0 
Q4 
0 
Q3 
0 
Q2 
0 
Q1 
0 
Q0 
0 
1264 
1279 
1 
1 
0 
0 
0 
0 
1 
1 
1 
1 
1 
1 
1 
1 
0 
0 
0 
0 
0 
0 
0 
0 0 
Do Not Care 
Sectors 64-4 79 
Input to Gate 5 
= 
= 
8- C9 • Q10 
Q8 + Q9 + 10 
Inverting = d8 0a9 - Q10 
Table 3. Z.-1D, Sector Detector Truth Tables 
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TRUTH TABLE FOR SECTOR 126
 
Count Q10 Q9 Q8 Q7 06 Q5 Q4 Q3 QZ Qi Q0 
2016 1 1 1 1 1 1 0 0 0 0 0 
2031 1 1,1 1 1 1 0 -1-1 1 _0 
Do Not Care 
Sector 126 = a"Q5. Q6. Q8- Q9" QIo0Q7 
Input to Gate 6 (4 ,+ -5 +6 +' + Q-8 + -Q-- +Q-0 
Inverting = -4 Q6 • Q7. Q8 0Q9 • Q10 
TRUTH TABLE FOR SECTORS 0 THRU 15 
Count Q10 Q9 Q8 Q7 Q6 05 Q4 Q3 Q2 Q1 Q0 
0 0 0 0 0 0 0 0 0 0 0 0 
Z40 
255 
0 
0 
0 
0 
0 
0 
1 
ki 
1 1 
1 1 
DoNoV Care 
1 
1 
0 
1 
0 0 
1- 1 
Do Not Care 
0 
l 
Sector 0 -+ 15 = U 9 • -
Input to Gae 7 = Q8 +Q9 +Q10 
Inverting = "9U8 -10 
Tableh3. 2'. 1E Sector Detector Truth Tables 
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TRUTH TABLE FOR SECTORS 2 AND 3 
Count Q10 Q9 08 Q7 Q6 05 04 03 Q Qi Q0 
32 0 0 0 0 0 1 0 0 0 0 0 
47 0 0 0 0 0 1 0 1, 1 1 1 
48 0 0 0 0 0 1 1 0 0 0 0 
63 0 0 0 0 0 1 1_ 1.. 1 .1 
Do Not Care 
Sectors z+3 = Q5.-.-; .- " -Q 
Input to Gate 18 =04 15 +5 + 6 + 07 
Inverting = (0415) •Q5 • -- -7 
Where (0415) 08 U - U 10 
TRUTH TABLE FOR SECTORS 4 THRU 7 
Count 010 09 08 07 06 05 04 03 02 01 0 
64 0 0 0 0 1 0 0 0 0 0 0 
112 0 0 0 0 1 1 1 0 0 0 0 
127 0 0 0 0 1 1 1 1 L 
DNot Care 
Sectors 44 7 = Q6- Q7 Q8 -Q9 Q1O 
Input to Gate 21 = (0415)+6 + 07 
Inverting = (0-15) 06 T7" 
Where (b-15) = 
T-lale 3.'Z,.IF,Sector Detector Truth Tables 
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Input to Gate II = 16 + 80 + 40 + 56 + 80 + 88 + 72 + 104 + (64479) + 126 
Inverting 
-. 6 -4. 5-. (64479 • *8 104. 126 
S 3 Sector 
TRUTH TABLE FOR SECTOR 15 
Count 010 Q9 Q8 Q Q6 Q5 Q4 03 Q Q 0O 
240 0 0 0 1 1 1 1 0 0 0 0
 
255 0 0 0 1 1 1 1 1 1 1
 
Do Not Care
 
Sector 15 = 04 Q5 069 Q7 Q8 QI0
Q . 

Input toGate 13 = U4+5 +Q +?7+ 0-+15)
 
Inverting = 4 Q5 Q6 Q7 (0-+ 15) 
Where (0 - 15) =U8 a9 QI0 
TRUTH TABLE FOR SECTOR 10 
Count QI0 Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 QI Q0 
160 0 0 0 1 0 1 0 0 0 0 0 
175 0 0 0 1 0 1 0 1 1 1 i) 
Sector 10 = Q4 5 • Q-6 Q7 • a8 •Q9 •Q10 Do Not Care 
Inputs to Gate 15 = Q4+-5 +Q6 +-7 +T5) 
Inverting = -4 Q5 • - •07 (04 15) 
Where (04 15) = a8.9 .T 
Tkable3. Z. IG,Sector Detector Truth Tables 
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TRUTH TABLE FOR SECTOR 1
 
Count Q10 Q9 Q8 Q7 Q6 Q5 04 Q3 Q2 Q1 QO 
16 
31 
SectorI 
0 
0 
= 
0 0 0 
0 0 0 
Q4 - "US-- . 0 
0 
0 
- . 
0 
0 
-M" 
1 
1 
0 0 0 
Q 1 1 
Do Not Care 
0 
i) 
Inputs to Gate 17 = - + Q5 + Q6 +Q7 + (04 15) 
Inverting = Q4 •-'5 " 0-6-7 • (0415) 
Where (0415) = Z-8 • U9 • aI0 
Input to Gate 20 = 2 + 3 + (447) 
Inverting = (4•7) 
= (-4-7 
Table 3. 2. IH,Sector Detector Truth Tables 
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It is used to generate Write Pulses for sector information 
during Sectors 3, 5 and 7 while in PS and in Sector- 3 while 
in MFS. It 	 also generates a Write Pulse for status infor­
mation every 3rd Sector 1 during MFS. 
There are two Start A/D pulses generated during each Sec­
tor: one at the Ist segment, the other at the 7th segment. 
The fall of each W-triggers a one-shot whose output is a 
negative-going 4 second pulse. The pulses are inhibited 
by setting a flip-flop at time 101 of Sector 126. The inhibit 
voltage is removed by toggling the flip-flop at time 101 of 
Sector 1. 
The Reset A/D Control flip-flop is a 4 (sec pulse which is 
delayed 8 pksecond from the fall of the Start A/D pulse. It 
occurs during time 100 of each of the Z3 sectors while in 
AS, or Sector 16 otherwise. 
The Inhibit 	Data flip-flop is reset at Sector 16. Inhibit Data 
(Q) and Inhibit Flux are low until the next Sun Pulse. At this 
time, the Reset Sector Generator pulse sets the flip-flop. 
Data taking is then inhibited from Sector 0 through Sector 15. 
At the same time, the gate is enabled. M changes state at 
each sector, causing flux readout to be inhibited at the odd 
numbered sectors until Sector 16. 
3.2.1.7 	 Mode Timing 
See Figures 3. 2. 1.-9 through 3.2.1-12 for logic and timing 
diagrams of the Mode Timing network. 
The Mode Timing circuit genrates the signals which control 
the scanning modes of the instrument. The sequence of these, 
modes is determined by the Levels of HBR (High Bit Rate) 
and LBR (Low Bit Rate). 
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The PRE .signals determine the AS and PS sequence for LBR 
operation while the PRE 2 signals determine the sequence for 
HBR operation. 
A pulse which is generated at the end of High Voltage Cycle 
resets Flip-Flops 1, 2, 3 and 4. M-inhibits Gate 1. The set 
input of Flip-Flop I is connected to +V so that the next Sun 
Pulse sets Flip-Flop 1; Flip-Flop I remains set until the next 
End High Voltage Cycle (EN-VC). The setting of Flip-Flop I 
enables Gate 1. 
The next four 101 signals of Sector 15 drive the 3 stage counter. 
At the 4th count, 04 goes positive, inhibiting Gate 1. The 
counter remains in this state until the next EHVC. 
Between the counts of 2 and 3 PRE I-PS is positive and between 
3 and 4 PRE I-AS is positive. 
The PRE-Z signals are generated by the toggling of Flip-Flop 
6 by the 102 signal of Sector 15. If Flip-Flop 6 is initially in 
the wrong phase, it will be reset by the High Voltage Advance 
(HVA) pulse. The 102 signal is inhibited by the High Voltage 
Zero (NV Z) signal which normally occurs every 15th HVA 
pulse. 
The HVA is generated by a one-shot which is triggered by the 
resetting of Flip-Flop 5. This flip-flop is toggled by the Sun 
Pulse (except during HVZ). 
If Flip-Flop 5 starts out of phase with the PRE-2 signals, they 
become synchronized at the next HVZ period. 
The PRE-I and PRE-Z signals are then gated with the LBR and 
HBR voltage levels to produce the proper PS and AS sequences 
at Low and High Bit Rates. 
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MFS is generated by the setting and resetting of a flip-flop. 
This flip-flop is clocked by the 102 signal of Sector 15. The 
EHVC resets Flip-Flop 7. The next 102 pulse of Sector 15 
resets Flip-Flop 8, switching MFS to low. Then when the 
BS is Empty pulse sets Flip-Flop 7, the next 102 pulse sets 
Flip-Flop 8, making MFS true. 
HBR and LBR are generated by a flip-flop whose state is 
determined by the Bit Rate levelsfrom the spacecraft. During 
DCSM, LBR is held in the "True" state. 
The Reset Long Term Storage Register signal occurs when 
the instrument is operating at Low Bit Rate. The 101 pulse 
of Sector 1Z6 during PRE-1 AS triggers a one shot. The out­
put of the one-shot is gated with HBR to produce Reset Long 
Term Storage Register (RLTSR) at Low Bit Rate. 
3. 	 2. 2 Target Programmer 
The three targets are continuously generating flux information. 
However, these outputs are scanned in a pre-determined se­
quence to allow proper target into an Intermediate Storage 
Register. 	 The Target Programmer controls this sequencing. 
Figures 3. 2. 2-1 and 3. Z.2-2 show the Target Programmer 
Logic Diagrams and Timing, respectively. 
At the Sun Pulse, which initiates Sector 0, the Target Counter 
should be in 	the "0" state. To assure this state at the begin­
ning of the PS mode, a Target Counter Reset pulse is generated 
at 101 time of Section 1. The outputs of the flip-flops are gated 
to generate the proper scanning sequence. Thus, Target 2 is 
scanned from Sector 0 until 100 time of Section 4. At this 
time a Target Advance pulse sets the counter to 1, 0, and tar­
get 1 is scanned. 
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At 100 of Sector 6 the counter is advanced again to 0, 1, and 
Target 3 is scanned. At 101 of Sector 15 the counter is reset 
to 0, 0, , and Target 2 is scanned for the rest of the Sun Pulse 
period. 
During this period the instrument must be in MFS or AS. A 
signal corresponding to these modes forces the inhibiting of 
the I and 3 Target scans and the enabling of Target 2 scan in 
case the counter is toggled by noise. 
3. Z. 3 Digital Comparator and Long Term Storage Register 
There are three Digital Comparators in the system. Each 
Pulse Width Modulated (PW/I) flux is converted to a digital 
number in one of these comparators. In addition, one of these 
circuits is used as a Long Term Storage Register (LTSR). 
That is, during MFS it is used to determine when a maximum 
flux has been detected and at what time to signal the HV pro­
grammer to "remember" that HV step. 
Refer to Figure 3. 2.3-1 for the logic diagram of the Digital 
Comparator and Long Term Storage Register. 
Digital Comparator 
At the Start A/D pulse, PWM goes high and the A/D clock starts 
feeding into the counter. When PWM falls, the one shot is 
triggered and the counter is reset to zero. However, the clock 
continues. For example, if PWM falls at the count of 30, at 
the end of the clock burst there would be a count of 
128-30 = 98P 
in the counter. At the next Start A/D, PWM again goes high 
and the clock feeds the counter. If at this time PWM falls at 
a lower count, for example Z5 (representing a larger flux 
count), the count would have reached 98+25 = 1Z5. The fall of 
PWM again sets the counter to zero but the remainder of the 
clock burst enters the counter. Therefore, the counter now 
has a stored count of 128-25 = 103. 
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If the second PWM mentioned above falls at larger count than 
the original, for example 35, Flip-Flop 8 will be set at the 
30th count. The rise of Q8 prevents the fall of PWM from re­
setting the counter; therefore, the full 128 counts enter the 
counter, resulting in the original count of 98. 
At the next start A/D, PWM again rises and the clock burst 
enters the counter. After the first clock pulse, Flip-Flop 8 
is reset and the sequence continues as explained above. 
When a new maximum is detected, the fall of PWM again re­
sets the counter. This reset signal is called the Maximum 
Flux Sector Transfer and operates on the Sector Register. 
When the content of the counter is to be read out, Inhibit Data 
inhibits the PWM signal while the clock burst proceeds to fill 
the counter, at which timeC- (e 0 ) falls. For example, if a 
count of 98 were in the counter, the 30th clock pulse sets Flip-
Flop 8 and e falls. The time required for e to fall might be 
described as the complement of the time duration of the PWM 
responsible for the count of 98. 
The output (eo) of each counter is gated with the appropriate 
Target Programmer output so that these counters are read 
out in the correct sequence (See Figure 3.2.3-2), Flux Re­
gister Commutator). The Timing between the Start A/D 
pulse and the one-shot output pulse (Flux) is a function of 
measured flux. 
Long Term Storage Register 
In this usage, the circuit operates identically to the Digital 
Comparators. The circuit is just reset by the Reset Long 
Term Storage Register (RLTSR) pulse. The circuit then de­
tects maximum flux from Target 2 only. 
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The reset signal caused by PWMZ switching to a "0" level 
(High Voltage Storage Register Transfer) causes the HV Pro­
grammer to "remember" that voltage level at which the maxi­
mum flux was measured. PWM2 is inhibited by Inhibit Data 
or by High Voltage Zero (HVZ); it is also inhibited when not in 
MFS mode. 
The output ?n is not used. 
,The output (e ) of each counter is gated with the appropriate 
Target Programmer output so that these counters are read 
out in the correct sequence (See Figure 3. 2. 3-2, Flux Register 
Commutator). The timing between the Start A/D pulse and the 
one-shot output pulse (Flux) is a function of measured flux. 
3.2.4 	 Sector Programmer 
The Sector Programmer detects that sector between 16 and 
127 during which a maximum flux is detected while in MFS 
and PS modes. During MFS, only that information from
 
Target 2 is used.
 
Refer to Figure 3. 2.4-1 for the logic diagram.
 
At Sector 16 Inhibit Data goes low and the -'0 signal from the 
Spoke Generator toggles the 7 bit counters once each sector. 
When a maximum flux has been detected, for example at Tar­
get i, that 7 bit counter is reset to zero. However, M- keeps 
toggling the counter until Sector 127. At this time a number 
representing the complement of the Sector number is stored 
in the counter. 
At Sector 0, Inhibit Data goes low and the AID clock circu­
lates the data through the counters, once for each A/D burst. 
Assume Target I Line is enabling the Sector Register I Gate. 
When this counter reaches the count of 128, the output flip­
flop is set. 
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The output of this flip-flop is a pulse whose width corresponds 
to the number of clock pulses which represents the Sector 
number whose complement is stored in the Sector Register. 
As an example, suppose a maximum flux was detected at 
Sector 30 by Target i. At this time, Sector Register I is re­
set to zero. The register is then toggled 97 more times by 
fT; Inhibit Data then goes True. The next A/D clock burst 
circulates the number 97 in the register. It will take 30 clock 
pulses to fill the counter and reset to zero. If Target I line is 
down, this overflow from the register sets the output flip-flop, 
Thus, it takes 30 A/D clock pulses to set the output flip-flop. 
The contents of the other two registers are detected in like 
manner. 
3.2. 5 High Voltage Programmer 
Figure 3.2. 5-1 shows the High Voltage Programmer Block 
Diagram. 
Characteristics of the High Voltage Programmer are as 
follows: 
o 	 Generates 30 logarithmic ion ramp steps (From 42 my t 
1 my to 3. 000 v 145 my) 
o 	 Generates 15 logarithmic electron ramp steps (From 0. 000 
my ::2 mv to 3. 000 v + 30 mv). 
o 	 Generates 7 cycles of 30 ion steps followed by 1 cycle of 
15 electron steps in both High Bit Rate and Low Bit Rate. 
o 	 Operates in one of 3 modes of Electron suppression during 
Ion analysis cycles: 
a. 	All Ion cycles suppressed
 
b. 	 All Ion cycles unsuppressed 
c. 	 First 3 Ion cycles unsuppressed, 4th suppressed, 
last 3 unsuppressed (Automatic) 
o 	 These modes can be changed from one to another by Earth 
Command. 
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The first 5 steps of Electron cycle are unsuppressed, the 
last 10 steps are suppressed. 
During Ion cycles at Low Bit Rates and while in MFS, a 
register stores that HV level at which maximum flux was 
detected. Then during the following PS and AS, that 1-V 
level can be selected. During Electron cycle, the regis­
ter stores the 7th step. 
o 	Provides a forced HV Zero (FHVZ) at the end of the 15th
 
step.
 
o 	Provides that the step response of the reference signal be
 
compatible with the HVPS step response requirements.
 
o 	Is capable of reducing the energy threshold from 15, 000 to
 
9, 000 ev in Ion mode and from 1, 000 to 480 ev in Electron
 
mode by changing one module in the programmer and one
 
gain resistor in the HVPS.
 
o 	Generates an End of Hi Voltage Cycle (EHVC) signal at the
 
end of each Ion and Electron cycle.
 
o 	Provides polarity reversal logic to the HVPS. 
Refer to Figure 3. 2.5-1 for a block diagram of the HV Program­
mer.
 
The Programmer consists of 2 counters,, a register, 2 ramp
 
generators and associated control logic.
 
The High Voltage Advance (HVA) signal causes the 5 bit step
 
counter to step through 30 counts, which ar associated with the
 
30 Ion steps. The External Inhibit HVA prevents the programmer
 
from stepping during test and calibration.
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After 30 steps, a count is placed in the cycle counter. After 
7 Ion cycles, the reset logic resets the step counter to 17. 
Then the next 15 electron steps fill the counter; it is reset to 
a count of 2 and is ready for the next 30 Ion steps. 
An End High Voltage dycle (EHVC) pulse is generated at the 
end of 30 Ion steps or 15 Electron steps. 
Force High Voltage Zero (FHVZ) forces the High Voltage to 
zero at the end of each 15th step. 
During Ion cycle at LBR, the Step Register stores the HV level 
at which maximum flux was detected. During Electron cycle 
at LBR, the Detect logic detects the 7th HV level. The output 
of this circuit transfers the 7th step from the step counter to 
the step register.
 
The Ion Suppression logic determines when Ion suppression 
will occur. 
The Electron Suppression logic determines when Electron sup­
pression will occur. 
The Suppression Identification logic supplies.a signal to indi­
cate when suppression is ON or OFF. 
The Polarity Logic causes the analyzer plate voltages to assume 
the correct polarity. 
The Ramp Gates determine which outputs from the Step Regis­
ter shall be supplied to the Ramp Buffer. 
The Ramp Buffer interfaces the Ramp Gates to the Ramp Gene­
rators.
 
The Ion Ramp Generator is a 30 step logarithmic staircase 
generator. 
The Electron Ramp Generator is a 15 step logarithmic staircase 
generator. 
The Initiate Suppression Logic generates a command to start 
the suppression mode. 
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3.2. 5. 1 High Voltage Advance 
The Sun Pulse is gated with LBR to generate the HVA at Low 
Bit Rate (LBR). The development of EVA at High Bit Rate is 
explained in Section 3. Z. 1. 7 (Mode Timing). The Sun Pulse 
is gated with = to generate HVA at High Bit Rate (HBR). 
See Figure 3. Z. 5-2 and 3.2.5-3 for the High Voltage Advance 
Logic and Timing Diagrams, respectively. 
HVA is inhibited whenever HVZ or Inhibit HVA and Write Pulse 
is high. At Low Bit Rate, HVA is also inhibited when MWS is 
True. 
3. 2. 5. 2 Inhibit Step Logic 
Figure 3.2.5-4 shows the Logic Diagram and Timing Diagram 
for the Inhibit Step Logic. 
The output of the Inhibit Step Logic, HVA', is the clock pulse 
for the Step Cbunter. EVA is the signal for the HVZ logic. 
Ext HVA inhibits HVA and is used during calibration. 
3. Z. 5.3 Step Counter 
The Step Counter consists of five flip-flops. It counts 30 steps 
f or an Ion cycle and 15 steps for an Electron cycle. The counter 
is driven by the HVA' signal. 
Refer to Figure 3.2.5-5 for the Logic and Timing diagrams. 
Table 3. Z. 5A shows the Truth Table for'the step Counter. 
The Step Counter is composed of 5 flip-flops. It has 30 steps 
for an Ion cycle and 15 for an Electron cycle. The counter is 
driven by the HVA' signal. 
For Ion Reset, the counter is reset to a count of 2. Therefore, 
30 counts will fill the counter and cause a reset. 
For Electron Reset, the counter is reset to a count of 17. 15 
counts are then necessary for fill and reset. 
Reset is derived from Reset Logic. 
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TRUTH TABLE FOR STEP COUNTER
 
Ion Cycle Electron Cycle 
Step A B G D E S ep~, D 
1 0 1 0 0 0 Binary 1 1 0 0 0 1 BinE 
No. 2 No. ] 
2 1 1 0 0 0 2 0 1 0 0 1 
3 0 0 1 0 0 3 1 1 0 0 1 
4 1 0 1 0 0 4 0 0 1 0 1 
5 0 1 1 0 0 5 1 0 1 0 1 
6 1 1 1 0 0 6 0 1. 1 0 1 
7 0 0 0 1 0 7 1 1 1 0 1 
8 1 0 0 1 0 8 0 0 0 1 1 
9 0 1 0 1 0 9 1 0 0 1 1 
10 1 1 0 1 0 10 0 1 0 1 1 
11 0 0 1 1 0 11 1 1 0 1 1 
12 1 0 1 1 0 12 0 0 1 1 1 
13 0 1 1 1 0 13 1 0 1 1 1 
14 1 1 1 1 0 14 0 1 1 1 1 
15 0 0 0 0 1 15 1 1 1 1 1 
16 1 0 0 0 1 
17 0 1 0 0 1 
18 1 1 0 0 1 
19 0 0 1 0 1 
z0 1 0 1 0 1 
21 0 1 1 0 1 
22 1 1 1 0 1 
23 0 0 0 1 1 
24 1 0 0 1 1 
25 0 1 0 1 1 
26 1 1 0 1 1 
27 0 0 1 1 1 
28 1 0 1 1 1 
29 0 1 1 1 1 
30 1 1 1 1 1 
Table 3. 2. 5A, Step Counter Truth Table 
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3.2.5.4 	 Force High Voltage Zero Logic 
This logic consists of 4 gates and one one-shot. At the count 
of 15, -AVgenerates a Detect 15 signal. This signal, or an 
Ext HVZ, triggers the one shot which has a typical delay of 
785 1sec. The output of the one-shot is inverted to produce 
the FHVZ signal. 
See Figure 3.2.5-6 for the Logic and Timing diagrams. 
3.2.5.5 	 End-of-Cycle Logic 
Figure 3.2.5-7 shows the Logic and Timing diagrams for the 
End-of-Cycle Logic. The negative transition of the E Flip-
Flop of the Step Counter triggers the one-shot. The one-shot 
produces a 5 to 10 lsecond pulse which is inverted to become 
the End High Voltage Cycle (EHVC) signal. 
3.2.5.6 	 Reset Logic 
See Figure 3. Z. 5-8 and 3. Z. 5-9 for the Reset Logic and Timing 
diagrams, respectively. 
The Cycle Counter Clock (CCC) is generated by the EHVC one­
shot at HBR or by the Sun Pulse which occurs at the end of the 
PREI -AS period when in LBR. The = triggers a one-shot 
which generates the Reset Pulse. Gating this pulse with HVP 
and HVP produces the Ion Reset or the Electron Reset. Start 
of Electron Cycle (SofEC) is coincident with Electron Reset. 
3. 2.5.7 	 Step Register 
Figure 3. 2. 5-10 shows the Step Register Logic and Timing 
diagrams. 
The Q and ? outputs of the Step Counter are connected to the 
Set and Reset inputs of the Step Register. The transfer pulse 
causes the information in the Step Counter to transfer to the 
Step Register. 
Development of the transfer pulse is treated later. 
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3.2.5.8 	 Detect 7E Logic 
See Figure 3. 2. 5-11, Detect 7E Logic and Timing diagrams. 
When the Step Counter has reached a count of 7, a pulse cor­
responding to Sector 15 generates the Detect 7E signal. 
3.2.5.9 	 Transfer Logic 
Transfer High Voltage Storage Register (TR-HVSR) is gene­
rated when maximum flux is detected. This signal is gated 
with High Voltage Polarity (HVP) to produce Ion-Transfer 
(Ion-Tr). See Figure 3. 2. 5-12, Transfer Logic and Timing 
diagrams. 
Det-7 is gated with HVP to produce Electron Transfer (El-TR). 
These signals are inhibited by HBR during High Bit Rate. When 
they are not being inhibited, they are gated to produce TW, 
and then inverted to produce TR. 
3.2.5.10 	 Ramp Gate 
Refer to Figure 3.2.5-13, Ramp Gate Logic and Timing dia­
grams. 
The Ramp Gate selects the outputs of the Step Counter at High 
Bit Rates or of the Step Register at Low Bit Rates. The High 
Voltage Storage Register Gate Control (HVSRGC) pulse inhibits 
the register output at HBR while MIS= inhibits the Counter 
outputs at LBR. 
3.2.5.11 	 Cycle Counter Clock 
Figure 3. 2. 5-14 shows the Logic and Timing diagrams for the 
Cycle Counter Clock. See Table 3. 2. 5B for the Truth Table. 
The Cycle Counter is toggled by CCC from the Reset Logic. 
The Truth Table shows the eight states through which the 
counter is sequenced. The F and I outputs are gated to reset 
the G and H Flip-Flops and cause the counter to skip the fbr­
bidden states. 
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The H and I outputs are used to detect the 4th Ion Cycle and to 
generate the High Voltage Polarity (HVP) signal. 
3.2.5. 12 	 Polarity Logic 
At an Electron cycle, H and r of the cycle counter are at a "O". 
These are gated to produce the High Voltage Polarity m~rY 
signal. HVP is buffered with an emitter follower, then inverted 
to produce HVP. See Figure 3.2.5-15 for the Logic and Timing 
diagrams. 
3.2.5.13 	 Ion Suppression Logic 
Figure 3.2.5-16 shows the Ion Suppression Logic Diagram. 
Refer also to Figures 3. 2.5-17 and 3. 2.5-18 for the Timing 
diagram for Ion Suppression Code (ISC), Mode Command Status 
:LtI TW M0an-	 ISC isode Command Status Bit 2 NffM3. a 
function of the states of MCI and MC2. If both are at a "0" 
level, the Detect (DET) -4th Ion signal is gated through to be­
come ISC. If MCI is at a "I" and =is at a "0", DET-4th 
Ion is inhibited and HVP is gated through to become ISC. When 
both M(I and = are at a "1", ISC remains down. 
Gates 1 and 	Z are Inverters cross-connected to form an R-S 
flip-flop. The buffered SMCC signal sets this flip-flop and the 
next Start of Electron Cycle (S of EC) pulse resets it. This 
reset toggles Flip-Flop 1. 
The two stage counter cannot assume the state-1 = 0, 1. The 
fall of QZ presets Flip-Flop I so that the counter immediately 
sets to 1, 1. 
3. 	 Z. 5. 14 Electron Suppression Logic 
See Figure 3. 2. 5-1)9 for the Electron Suppression Logic diagram. 
Figures 3.2. 5-20 and 3. 2. 5-21 show the associated timing dia­
grams (LBR and HBR Operation of ESC, and Electron Suppres­
sion Logic, 	 respectively). 
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At the end of the 7th Ion cycle, Ion Reset presets the flip-flop 
so that Electron Suppression Code (ESC) is low. At the start 
of the Electron cycle HVP goes high and HVP goes low. 
At the beginning of the 6th Electron step, (detected by the 
states of BCW- of the Step Counter), 75Th6-7 goes to zero, 
setting the 	flip-flop making ESC positive for the remainder 
of the cycle. At the ebd of the cyclel-on. Reset again presets 
the flip-flop, setting ESC to a low level. 
3.2.5.15 	 Suppressed Identification Logic 
Figure 3. Z. 5-ZZ shows the Suppressed Identification Logic and 
Timing diagrams. 
When neither Ion Cycle or Electron Cycle is unsuppressed, Su­
pressed Identification TSf is at a "I". When either is unsup­
pressed, 9M is at a l0io. 
SM is a status bit indicating suppression condition. 
3. 	 Z. 5.16 Initiate Suppressed Mode Ligic 
See Figure 3.2. 5-23, Initiate Suppressed Mode (ISM) Logic and 
Timing diagrams. 
= is inverted to SID; both signals are then combined in an 
"Exclusive OR" gate to produce PU-SID which occurs a* each 
transition of SID. PU --=Sl triggers the one-shot whose output 
is an ISM pulse which is then inverted to ISM. 
3.2.5.17 	 Suppressed Voltage Logic 
Figure 3. 2. 5-24 shows the Suppressed Voltage Logic diagram. 
Figure 3. Z. 5-25 shows the Truth Table and Timing diagram. 
ISC and ESC are gated with HVP to produce 6+0 and 6+25, which 
control the Suppression Voltage Generator in accordance with 
the truth table in Figure 3. Z. 5. -25. 
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3.2.6 	 High Voltage Zero and Stabilization Control 
Refer to Figure 3. Z. 6-1 for the High Voltage Zero (HVZ) and 
Stabilization Control Logic diagram, and to Figures 3. 2. 6-2 
and 3. Z. 6-3 for the Timing diagrams for HVZ and Stabilization. 
Figure 3. 2.6-2 depicts the diagrams for the case of suppression 
change at HBR, and Figure 3. 2. 6-3 depicts the diagrams in the 
case of no suppression change at HBR. 
Before the 	end of a HV cycle, Flip-Flops 1, 2, 3, 4 and 5 are 
in a set condition. This puts HVZ and Stab at a "I". Sun Pulse 
is inhibited 	at Gate 1 by HVZ. When Suppression Status is 
changed at the end of a cycle in HBR, EHVC resets Flip-Flops 
1, Z, and 3, and ISM (Ion Suppression Mode) resets Flip-Flop 
4. HVZ goes down, enabling Gate i. M inhibits Gate 4. 
The first three Sun Pulses set Flip-Flops I and Z. 71 and U2­
through Gates 5 and 7, cause Stab to go down, initiating Stabili­
zation. The fourth Sun Pulse resets Flip-Flops 1 and 2, ter­
minating Stabilization. 
The resetting of these two flip-flops triggers the one-shot whose 
output, 1 IS, sets Flip-Flop 3, restoring HVZ and inhibiting Sun 
Pulse at Gate 1. I/S also sets Flip-Flop 4. 
At Low Bit Rate, RLTSR also appears at the end of a cycle. This 
sets (- low. At the third Sun Pulse, when stabilization starts, 
the output of Gate 6 goes down and that of Gate 9 goes up, inhib­
iting Sun Pulse. HVZ and Sta remain down until a BS is Empty 
signal is received from the Buffer Storage. This resets Flip-
Flop 5 and enables Gate 1. The next Sun Pulse resets Flip-Flops 
1 and 2 and the sequence proceeds as before. 
When there is no suppression change at the end of a cycle, Flip-
Flop 4 remains set, inhibiting Gate 5 and enabling Gate 4. EHVC 
resets Flip-Flops 1, Z, and 3. HVZ goes down, enabling Gate 1. 
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Dotted lines show operation at EHVC at LBR 
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The next Sun Pulse sets Flip-Flop 1. IT and QZ, through Gates 
4 and 7, initiate stabilization. The second Sun Pulse resets 
Flip-Flop I 	and Flip-flop 2, terminating stabilization; it also 
triggers the one-shot which sets Flip-Flop 3, restoring HVZ 
and inhibiting Gate 1. 
At Low Bit Rates, RLTSR sets Flip-Flop 5 as before and the Sun 
Pulse is inhibited until receipt of the BS is Empty signal. 
3. 	 Z. 7 High Voltage A/D 
The High Voltage A/D Block diagram and Timing i& shown in 
Figure 3.2.7-1. 
The Comparator circuit is a High Gain differential input amplifier, 
operated open loop. A very small difference between the analog 
input voltage and the Reference input will cause the output to 
switch rapidly. The Reference Voltage is connected to one Gate 
of each pair. The Ion Analog Voltage is connected to the other 
Gate of one pair, and the Electron Analog Voltage to the other 
Gate of the second pair. The states of HVP-and = determine 
which pair is enabled and which analog voltage to be digitized. 
The Ion Analog will vary in logarithmic steps between -42mv and 
-3000mv. The Electron Analog will vary similarly between 0 and 
-3000mv. 
Between samplings, W is low and the ZNZZZZA is turned OFF. 
The Reference input to the Comparator is at OV and C is charged 
to +3. 5v. The selected Analog input is at some negative potential 
and e is 0V. 
At the Start HV A/D the flip-flop is preset and n goes up, turn­
ing on the transistor. This grounds C. The Reference voltage 
goes to -3. 5v and begins an exponential discharge toward OV. 
The Comparator output, e0 , goes to +3. OV. When the Reference 
crosses the level of the Analog input, e0 rapidly switches to OV, 
turning off the transistor and triggering the one-shot. The one­
shot output pulse is gated with Sec to produce the HV Count 
pulse. 
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The time spacing between Start HV AID and HV Count is a 
measure of the Analog input level; The longer the spacing, 
the lower is the input level. 
The 101 input to the Clear terminal of the flip-flop assures 
the setting 	of the flip-flop so as to turn off the transistor for 
recharging 	of C. 
3. 	 2. 8 Commutator and Intermediate Storage Register 
Refer to Figures 3.2. 8-1 and 3. Z. 8-2, Logic diagrams of 
Commutator and Intermediate Storage Register. 
The start AID pulse resets the Intermediate Register at the 
start of each AID Clock burst. Sector information is read out 
during sectors 3, 5, and 7. At these times, Inhibit Flux is 
down and the clock toggles the register. When the Sec signal 
rises, the clock burst is inhibited. The number of pulses 
which entered and were stored in the register is equal to the 
sector number which was stored in 0 sector register. The Dl 
through D7 voltages are then transferred to the Buffer Storage. 
Flux is read out during sectors Z, 4, and 6. When Inhibit Flux 
is down, the clock pulse, through gates 2, 3, and 4, toggles the 
register. When the Flux pulse occurs, the register is reset to 
zero, and the remaining pulses of the clock burst are entered 
into the register. This number represents the flux measure­
ment as stored in a flux register. Dl through D7 is again 
transferred 	to the Buffer Storage. 
High voltage is read out during sector 10. When sector 10 goes 
up, the output of gate 5 is held down. Start A/D resets the 
register and the clock starts toggling the register. The HV 
count pulse resets the register to zero, then the remainder of 
the clock burst enters the register. At the ehd of the sequenc9 
the count in the register represents the HV level at which maxi­
mum flux was detected during a Polar Scan. D1 through D7 is 
then transferred to the buffer storage. 
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The 	Intermediate Storage Register is a seven stage ripple 
counter. The outputs are the Q's of each stage; Dl is the 
most significant bit. 
3. 	Z. 9 Write Pulse Generator 
For the description of this section, refer to the following 
figures: 
a. 	 3. Z. 9-1 AS and PS Write Pulse (WP) Logic 
diagram 
b. 	 3. 2. 9-Z MFS Write Pulse and Write Pulse Gate 
Logic diagram 
c. 3. 2. 9-3 	Write Pulse Timing Diagram 
d. 	 3. Z. 9-4 Inhibit HVA and Write Pulse at High Bit 
Rate, Logic and Timing diagram 
The 	functional description is as follows: 
AS Write Pulses 
During AS mode of operation, the requirement is to generate 
a Write Pulse at 102 time of each of the 23 selected sectors. 
In addition, a Write -Pulse is required at 101 time of sectors 
66, 72, and 78. 
The 10Z pulses are gated with the Z3 sector signals at Gate 8 
to fulfill the first requirement. The second requirement is 
satisfied in the manner described below. 
Refer to Table 3. Z. IA (Register Count and Sector), in Section 
3.2.1.5 (Sector Detectors). The inputs to Gates 1, Z, 3 and 7 
are from the Spoke Generator. 
At 	Gate 1: 
- Sectors £2 	+ 3 + 18 + 19 + 34 + 35 + 50 + 51 + 66 + 67 
+ 82 + 83 + 	98 + 99 + 114 + 115] = A 
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At 	Gate 2: 
Q5 +Q6 +C7 QU~~7 
-	 Sectors[8+9+244+25+40 +41+56+57+72+73 
+ 88 + 89 + 104 + 105 + 120 + 1Z1 = B 
At Gate 3: 
7 	 +TM +T = Q5. Q6. Q7 
= Sections [14+ 15 +30 +31 +46+47+62+63 +78+ 79 
+ 94 + 95 + 110 + 111+ 126 + 1273 =C 
At Gate 4:' 
Q4 is true only for odd numbered sectors,
 
.C). +(.4-+ ) + -T +TMT =
 
Cx---X r (-4-74) (CM) (TD 
- (A + B + C) (6449) TOa (101)
 
- [A(64-,79) + B(64479) + C(64479)] [Even] 1 100f
 
= (66 + 72 + 78) (101)
 
This expression, plus the output of Gate 8, through Gates 9 and 
10, yield: 
W. 	 P = AS [(23 sec.) (102) + (66 + 72 + 78) (101)] 
PS Write Pulses 
During PS mode, the requirement is to generate a Write Pulse 
at 10Z time of Sectors Z, 3, 4, 5, 6, 7, and 10. In addition, a 
pulse is required at 101 time of sectors 2 and 10. 
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At Gate 11: 
Again Q4 is True for odd numbered pulses, 
Odd + M + (T7 = T (101) (2 + 3) 
= (z) (101) 
At Gate 12:
 
"T4) + M = (24,7) (102)
 
At Gate 13: 
S_c.l0 +T - (10) (102) 
At Gate 14:
 
S-ec.IU+T= (10) (i0]]
 
Through Gates 15 and 16:
 
W1 P1 = PS E(Z + 10) (101) + (247. + 10) (102)]
 
The BS is Empty signal synchronizes the divide-by-3 counter 
by presetting Flip-Flop 1 and Flip-Flop 2. The first HVA 
occurs at the second Sun Pulse after the BS is Empty signal 
and toggles Flip-Flop I. The next HIVA toggles Flip-Flop 1 
again, which in turn toggles Flip-Flop 2. The setting of Flip-
Flop 2 triggers the one-shot whose output immediately toggles 
Flip-Flop 1 again. 
The input to Gate 20 and output of Gate 21 
= -T +Q2 
At Gate 24: 
(C +QZ) + (S=1 +I = (r(1 • (See. 1) (102) 
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This expression plus the expression (Z + 3) (OZ) is present at 
Gate 25. Therefore, at the output of Gate 26, 
WP = MFS [(Z + 3) (102) + (Ql •Z) (Sec. 1) (l02)J 
Composite Write Pulse 
AS WP, PS WP and MFS WP are OR-gated at Gate 27 and 
appear at the output of Gate 28. The Write Pulse can be inhib­
ited at Gate 28 by either HVZ or Inhibit HVA and Write Pulse. 
Inhibit HVA and WP 
During HBR operation, if the BS is Full signal from the Buffer 
Storage goes True, and PREZ-AS is False, the 101 signal of 
Sector 15 presets the flip-flop, generating Inhibit HVA and WP. 
After BS is Full goes False, the 101 signal of the following 
sector 15 Will set the flip-flop. This causes the Inhibit HVA 
and WP signal to go False. 
3. 	Z. 10 Shift Pulse Generator 
Figure 3. 2. 10-1 shows the Logic diagram for the Shift Pulse 
Generator. Refer to Figure3. 2.10-2 for the Timing diagram. 
The Shift Pulse from the spacecraft is derived from the 16. 384 
KHz pulse train. The repetition rate of the Shift Pulse deter­
mines the Bit Rate at which the Buffer Storage is read out. 
Dividing the 16. 384 KHz by the appropriate factor will deter­
mine the bit rate. 
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Divide By 	 Bit Rate 
32 512 
64 256 
256 64 
1624 16 
The resultant Shift Pulse train is composed of groups of six 
pulses, with separation between groups accomplished by 
deleting every seventh pulse. 
The Word Gate from the spacecraft rises and falls at the time 
of the missing seventh pulse and is up for eight groups of 
pulses. It is down for twenty-four groups. 
The output of Gate I- is normally down. When W goes down, 
the one-shot is triggered which presets the 3 stage counter. 
3 inhibits Gate 4 while Q3 enables Gate 6. The first 4 shift 
pulses pass through Gate 6, each triggering the one-shot which 
generates Shift Frame ID. 
The same 4 pulses toggle the counter. At the count of 4, Q3 
goes up, inhibiting Gate 6 while Q3 goes down enabling Gate 4. 
The remaining 44 shift pulses pass through Gates 4 and 5. Each 
triggers the one-shot to generate the Shift Date pulse train. The 
fall of each shift data triggers another one-shot which generates 
the Advance Y Read Counter pulses. 
3.2.11 	 Calibration 
See Figure 3. Z. 11-1 for Logic and Timing diagrams. When the 
Buffered Calibrate Command appears it is inverted twice to 
generate SDMC. SDMC acts on the Sun Pulse circuit to intro­
duce or cancel the Sun Purse delay. 
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.12 
Gates 3 and 4 are cross-coupled to form an RS flip-flop. 
Normally, In-Flight Calibrate is high. SDMC drives=WC down 
which sets the flip-flop. The next start of Electron Cycle 
pulse resets the flip-flop, driving=TiW up. 
T-U causes the Flux Pulse Width Modulators to generate a 
pulse width equivalent to 50% of full scale. 
Status Decoder 
The Logic diagram for the Status Decoder is shown in Figure 
3. Z. 12-1. 
The status decoder gates the various status infornation to pro­
vide the Miscellaneous Data (MD) signal for entry into the Buffer 
Storage. Refer to Data Format, Fig. 2. 0-i, for placement of 
this information. MD is entered by pairs into Lines 5 and 6 of 
each of the 15 frames. 
Info. (Line 5) Frame (AS & PS) Frames (MFS) 
HVP 1, 0, 1i I, 6 
BR 2, 7, 12 
MCI .3, 8, 13 --­
1FC 4, 9, 14 -+5 
SGI 5, 10, 15 7410, 15 
Info. (Line 6) 
SID 1, 6, Ii 1, 6 
SCS 2, 7, 12 ---
MCZ 3, 8, 13 
DCSM 4, 9, 14 ---
SG2 5, 10, 15 Z45 
7410, 15 
The bit selection for entry into the Buffer Storage is determined 
by Core Plane Address which is a function of the states of the X 
and Y Write Counters. 
Truth Tables 
For Line 5; YW1 is False
 
For Line 6, YWI is True
 
1z7 
XW3. 
T0  
'Lw'l 3 
S G I 
,, 
MFS 
YWI -. 
Y~YWI 
xw T xwz 0 0 xw2i Ywl 
171 
" 
F 
,XX--
XW MFS 
xwl 
xwzt 
. 1--2 MFSW 
M 
ir
Mc " 
"-I-
MFS F 
xw l 
6 xwl 
XW2 
X-W2-1W3J 9MD 
YW J 189xw3 
MF S 
71 MFS 
XWI SttsDeoe LgcDiga 
XW2 Fi0r 3.2 12- XW3 
XW3 
YW1 
-Cl YW8 
Frames XWI XW2 XW3 
1, 6, 11 0 0 0 
Z, 7, 12 1 0 0 
3, 8, 13 0 1 0 
4, 9, 14 1 1 0 
5, 10, 15 0 0 1 
At Gate 1: 
xw1+xwz+xw3 X-W- XWT XW3) 
At Gate 2: 
(X-W1 -- W-Z XW3) 
At 	Gate 3: 
MD = (XWl XW. XW3) + M-F+ YWI +SGI 
= (XWI + XW2 + XW3)(MFS)(YWF)(SCI) 
At Gate 5: 
MD = (XWI + XW2 + XW3) + MFS + YW1 + (SG1) 
= (X-W XW2. XW3)(M-)(YWT)(SCIq) 
At Gate 4: 
MD = (XWT. XWZ• XW!) + =T-+ 7YW + SGZ 
= (XWI + XWZ + XW3)(MFS)(YW1)(r-2) 
At 	Gate 6: 
MD 	= (XWI + XWZ + xW3) + MFS + YW1 + s0 
= (XWT-. XWT-. XW3)(MFS)(YW 1) (SUZ) 
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At Gate 7: 
MD = (XWT + XWZ + XW3) + (MFS) + YWI +EB= 
= (XW1I • XW2. XW3)(MFS)(YW2)(HBR) 
At Gate 8: 
MD= (XWI+XWZ+XW3)+MFS+YWI+K 
= (xwr. XWZ. XW3)0fM)TrT)(MC1) 
At Gate 9: 
MD (XWX1 + XWZ + XW3) + (MFS)+ YWl + IFC 
= (XW1I XWZ.. XW3-)(f-M)(YW1)(IFC) 
At Gate 10: 
MD = (XYI* X W. - )+ FWS + YW1+r=P 
= m- . x-w. X- )(=7)(=W1)(HVP) 
At Gate 11: 
MD = (XWI• XWZ • XW3) + (MFS)+ YWI + HVP 
= (XW • XW • XW3)(MFS)(Y-W1)(HVP) 
At Gate 12! 
MD = (lU .X--) + (M) + Y + 
= (XWl XW-- X--W-3)(MFS)(YW1)(S1D) 
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At Gate 13: 
MD 	= (XW1 + XWZ + XW3) + NFS + YW + Mr 
= ( •r.rw"X ) (Mfl) (YWI)(SiD) 
At Gate 14: 
MD 	=(%I +XWZ +XW3) + MFS +YW'I + 
= (XWI • x • W)Tf (YW) (SCS) 
At Gate 15: 
MD (XW1 += +XW3) + MFS +YWI fC2 
(XWI xwz. XW"3f (f (YWI) (MCZ) 
At Gate 16: 
MD = ('I + V2 	 + XW3) + MFS + Y +4D 
o
= (XWI - XW2 -%) (]IRM (YW1) (DCSM) 
Gates 17, 18 and 19 are three IC gates hard-wired as one 14­
input gate to produce a composite M. Gate 20 inverts this 
to give MD 
Buffer Storage. 
Flux, Sector, High Voltage and MD information is stored in the 
Core Plane of the Buffer Storage Unit. This information is 
read out at a rate consistent with telemetry requirements and 
in correct sequence.
 
The Core Plane is divided into three sections of five frames 
each. Each frame consists of 44 bits. Two bits are used for 
MD storage and the rest for Flux, Sector or High Voltage. 
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During HBR operation, the instrument will take data for two 
revolutions of the spacecraft for each High Voltage Step. One 
revolution will be PS mode and AS mode. One PS and one AS 
completely fills one section. 
At the beginning of each PS, during Sector 15, each section 
will be scanned in search for an empty section. If there are 
no empty sections, BS is Full will inhibit data taking for that 
revolution. 
As each section is read out, each bit in that section is returned 
to 0. 
During operation at LBR, data is taken for one revolution of 
the spacecraft at each High Voltage Step, followed by one revo­
lution of PS and one of AS. This information is stored in one 
section of the storage. 
For Ion cycles, the above sequence completely fills the three 
sections; then the instrument goes into stabilization while the 
memory is read out. At 64 BPS, the BS is Empty signal is 
given at the beginning of the tenth frame readLout, while at 16 
and 8 BPS it is given at the beginniig of the fifteenth frame 
read-out. 
Fo an Electron cycle, only two sections (10 frames) are filled 
by each sequence. At 64 BPS, the BS is Empty signal is given 
at the beginning of the fifth frame read-out, while at 16 and 8 
BPS it is given at the beginning of the 10th frame read-out. 
The timing of this BS is Empty signal assures that the write­
in counters will not overtake the read out counters. 
Core Plane 
The core plane consists of magnetic core elements, 80 rail OD, 
arranged in a 16 x48 rectangular array. The assembly allows 
for spares. The useful array is 15x44. 
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Drivers and Switches 
These circuits are built with discrete components and provide 
the necessary coincident current for writing into or reading 
out of the core memory. In order to provide cleaner core 
currents, the X and Y switches are turned on a short time 
before the X and Y Drivers. The drivers are then turned 
off shortly before the switches. 
Each driver is simply a voltage switch with a series resistor 
to set the core current. Each switch, when turned on, provides 
a sink to ground for the core current. 
Sense and Output Amplifiers 
The sense line output of the core plane provides a balanced 
bipolar voltage, of 50-60 mv peak amplitude. 
The sense amplifier provides gain for the sense line voltaj 
and also full-wave rectification. Therefore, the output volt­
age is uni-polar regardless of the input voltage polarity. 
The output amplifier receives the output of the sense amplifier 
and shapes it into a pulse with acceptable characteristics. This 
amplifier is normally inhibited until Strobe Pulse turns it on. 
This occurs near the middle of the Read Pulse time. 
Write and Read Counters 
Separate X and Y counters are used for providing core memory 
address for the Read Function and the Write Function. The X-
Read counter is similar to-the X-Write while the Y-Read is 
similar to the Y-Write. 
The Y-Write Counter is driven by the Y-Write Advance pulses 
while the Y-Read Counter is driven by the Y-Read Advance 
pulses. Each counter is arranged to count to 44, at which time 
it produces an X Counter Advance pulse. 
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Each X Counter is composed of a three stage counter followed
 
by a two stage counter. The three stage circuit counts to 5
 
then resets to zero. At the same time, it produces an input
 
to the two stage circuit. This circuit counts to 2; then with
 
the third pulse both circuits are reset to zero.
 
Buffer Interfaces
 
These provide the necessary buffering between the Integrated
 
Circuit counters and data circuits and the switches and drivers
 
which use discrete components.
 
Write Pulse Train
 
This circuit accepts the Write Pulse from the Buffer Logic.
 
Each Write Pulse generates a train of either 2 or 7 Write
 
Commands. The train of two pulses writes in the MD each
 
train of 7 writes in a flux or sector word. Immediately fol­
lowing each Write Command, an Advance Y-Write pulse is
 
generated to step the Y-Write counter.
 
Write Timing
 
Each Write Command causes this circuit to generate signals
 
which turn on the Write drivers and switches.
 
Read Timing
 
Each Shift Data pulse causes the read-out of one core element.
 
The Read Timing circuit accepts each Shift Data pulse and
 
generates the signals to turn on the Read Drivers and Switches.
 
It also generates the strobe pulse to turn on the Data Output
 
Amplifier.
 
Frame ID Counter
 
This circuit consists of a four stage counter, a two stage counter
 
and appropriate gates.
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The four stage counter counts from 1 to 15 and is advanced by 
the Advance X-Read pulse. 
The two stage counter counts from 0 to 3 and is advanced by 
the Shift Frame ID from the Buffer Logic. 
The outputs of these counters are gated to produce ID Data 
which is transmitted through the Data Output Amplifier by the 
Shift Frame ID pulses. 
Inhibit Read-Write 
This circuit consists of three flip-flops used as storage ele­
ments. Each flip-flop is associated with one of the three 
memory sections. When Section 1 is empty, Q1 is high. For 
Section 2 empty, Q2 is high, and likewise for Section 3 and Q3. 
When Section I is written into, 0l goes low, and likewise for 
the other two sections. The flip-flops are set or reset by 
detecting the changes of state of the two stage sections of the 
X-Read and 	X-Write counters. 
If the Write Counters are ready to write into a memory section 
that has not been read out, the BS is FULL signal goes True 
and data taking is inhibited until that section is read out. 
If the Read-Counters are ready to scan an empty section, the 
Read Counter is inhibited. 
3. 	 3. 1 Core Plane Memory 
For the Memory System Electrical Specification and the Core 
Memory Plane Specification, refer to Appendix D. 
3.3.1.1 	 Memory Organization 
The block diagram of the memory subsystem is shown in 
Figure 3.3. 1-1. 
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The core plane contains 768 ferrite cores wired for coincident 
current selection. Figure 3.3. 1-2 shows the wiring of the 
core plan drive lines, and the decoding of these drive lines. 
Figure 3.3.1-3 shows the wiring of the sense line. 
The core memory element used is an 80 mil 0. D. ferrite core, 
Ampex Computer Products part number 32-48068-20. 
The 768 core memory elements form a rectangular array of 
16 X columns, Xl-X16, by 48 Y rows, Yl-Y48. The array is 
physically folded between Y24 and Y25. The maximum required 
memory capacity is 660 bits. Thus, X16 column is spare and is 
not normally connected to the X drivers or X switches. The 
further limiting of the provided array capacity is controlled only 
by the constraints on the counting sequence used in the address 
resistors external to the memory. The address register se­
quence used selects only Xl-X15 and Yl-Y44. The resulting 
used storage capacity is 15x44 = 660 bits. 
The core plane wiring technique employs 9 wires. Two turns 
per core are used on both the X and Y axes to reduce the ampli­
tude of the currents required. In addition, oppositely directed 
wires are used on each axis for read and write, thus eliminating 
the necessity of bipolar drivers and switches. The resulting 9 
wires per core consist of 4 X axis lines (ZX write, ZX read), 4Y 
axis lines (ZY write, ZY read), and the sense line. The sense 
line links every core on the plane and is routed to minimize 
resultant capacitive coupling from the drive lines. 
The 15 X columns are decoded 6 by5 for Read and Write. For 
Write, 1 of 3 Write drivers is selected as a source, and 1 of
 
1 of 3
5 common switches is selected as a sink. For Read, 
read drivers is selected as a source, and 1 of the 5 common 
switches is selected as a sink. Diodes are used for unselected 
X line isolation. 
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The 48 Y Rows are decoded by 16 by 6 for read and write; 
however, only 8 Y drivers and 6 Y switches are employed. 
The additional factor of 2 in the driver decoding is obtained 
by linking 2 Y rows with the line from each Y driver; and 
using this line to write in the first linked Y row or read from 
the second linked Y row, as determined by the mode and thus 
the direction of the X current selected for the mode. For a 
particular mode (Read or Write), 1 of 8 Y drivers is selected 
as a source; 1 of 6 Y switches is selected as a sink. Diodes 
are used for unselected Y line isolation. 
The slewed Voltage Reference is a voltage source. The output 
voltage varies with a temperature coefficient of approximately 
-80 mv/ C. The slewed voltage reference is applied to the X 
and Y Drivers and is used to provide a temperature compen­
sated current to the core memory elements of the array. A 
temperature compensated current maintains constant element 
outputs and simplifies driver and sensing circuit designs. 
The Read and Write Drivers and Switches are selected as a 
function of the status of the Read and Write address registers, 
data register, and the mode selected. Address, data, and 
mode are controlled external to the memory. 
For a Write mode, the Write timing circuits function to gate 
and time-sample the Write address and data from the switch; 
and driver logic and thus directWrite currents to the proper 
element. 
For a Read mode, the Read timing circuits similarly direct 
read currents to the proper element, time strobe the sense 
amplifier read out, and form a usable output data pulse. Read 
timing circuits also allow time-sharing the data output line for 
frame shift I. D. 
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3.2.1.2 	 Memory Operation 
The operation of the memory is controlled by the address in­
puts, data inputs, and the Read and Write command levels. 
Although the memory has a full random access capability, 
the operating mode is sequential interlace, i. e., the Read 
and Write addresses are generated sequentially and Read or 
Write commands may be interlaced. In fact, separate Read 
and Write address registers are used, and the Read and Write 
timing circuits gate the desired address to the drivers and 
switches depending upon the command levels. 
Information is stored and retrieved one bit at a time. Thus 
720 Write cycles are required to completely fill the storage 
capacity, and 720 Read cycles are required to read out the 
data from all 720 storage locations. Figure 3.3. 1-4 is the 
Write cycle timing diagram. 
Consider the sequence of operations required to write a "I" 
in the first storage location. The Write address input lines 
and the data input lines must have attained 90% of their final 
value at least 0. 5 microseconds prior to the time that the 
Write command has reached 10% of its final value. After the 
Write command has reached +2 volts, the Write timing circuits 
generate timing pulse T 1, which then provides voltage to the 
logic gates at the inputs of the X and Y switches. The outputs 
of the selected X and Y switches fall +0. 2v maximum providing 
a low impedance sink for the positive Write currents. X switch 
SXI and Y switch SYl are selected for the first storage location. 
All other switch outputs remain at the +3 volts level insuring 
that the diodes on unselected lines remain back biased for this 
address input. 
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After an internal delay to allow for switch settling, the Write 
timing circuits generate timing pulse TZ. TZ then provides 
voltage to the logic gates at the inputs of the X Write Drivers 
and the Y Read/Write Drivers. The outputs of the selected 
drivers are positive currents. The amplitude of the current 
is determined by the slew supply output voltage and a precision 
resistor.
 
Write XI-X5 Driver and Y Driver No. 2 are selected for the 
first storage location. All other drivers are off, with outputs 
at 0 volts. 
The X Write current passes through all elements in column 
Xi twice and returns by way of SXI. The Y Write current 
passes through all elements in rows Yi and Y7 twice and re­
turns by way of SYI. The element at Sl, Yi receives a full 
select Write current and is switched to the remanent state 
designating a stored "I". The element at Xi, Y7 receives 
zero net current and its state is essentially unchanged. The 
remainder of the effect elements receive half select currents, 
shuttle, and return to their original state following the removal 
of the write currents. 
At the end of pulse T2 the driver currents drop to zero. At 
the end of pulse Ti the switches turn off and the ouputs return 
to +3 volts. 5 Microseconds after the write command has 
dropped to 10% of its value the address and data inputs may 
change state. 
Figure 3.3. 1-5 is the Read Cycle Timing diagram. Consider 
the sequence of operations required to read out the data stored 
in an element, for example the first storage location. 
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The Read address lines must have attained 90% of their final 
value at least 0. 5 microseconds before the Read command has 
reached 10% of its final value. 
After the Read command has reached +2 volts, the Read tining 
circuits generate timing pulse T3, which then provides voltage 
to the logic gates at the inputs of the X and Y Switches. The 
outputs of the selected X and Y Switches fall to +0. Zv maximum, 
providing a low impedance sink for the positive Read currents. 
Switches SXI and SYI are selected for reading from the first 
storage location. All other switches are off. 
After an internal delay for switch settling, the Read timing 
pulse T4 is generated, providing voltage to the logic gates at 
the inputs to the X Read Drivers. The driver output is a posi­
tive current. Read Xl-X5 driver is selected to read this first 
storage location. All other X drivers are off. 
After a second internil delay to allow for the noise coupled to 
the sense line from the X drive line to settle, Read timing 
pulse T5 is generated, providing voltage to the logic gates at 
the current lagging the X current. Y Driver No. 1 is selected, 
and all other drivers are off. 
The X current through XI column is oppositely directed rela­
tive to the Write current but still returns by way of SXI. The 
Y current rows YI and Y7 are -also oppositely directed relative 
to write current but still teturns by way of SYl. The element 
at XI, YI receives a full select Read current and switches from 
the "I" to the "0" state. The switching of the core flux from the 
"Il to the "0" state causes a differential voltage to be coupled 
to the sense line via the sense line to the input of the sense 
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The remainder of the selected cores operate essentially the 
same as in 	 the Write cycle. Driver voltages and current time 
out and decay as in the Write cycle. The Read address again 
must be maintained for 5 microseconds after the end of the Read 
commands. 
The differential signal on the sense line is amplified in the 
Sense Amplifier, and if of sufficient amplitude to be considered 
as "1", is applied to the Read timing output one-shot. 
The sense amplifier output and the time strobe pulse are applied 
to an "AND" gate on the input of the data output one-shot. For 
coincidence of signal and strobe, such as in this case of a read 
out "I", the output one-shot is triggered and an output data pulse 
must start within 6. 5 microseconds after a Read command 
(Shift Pulse) and be of 4 microseconds minimum duration. 
The input to the output data one-shot is a two input OR gate. The 
first input is that discussed for the Read cycle, the second input 
is used to provide output pulse, with the same characteristics 
as a data output pulse, for coincidence of Frame shift ID and ID 
Data inputs. As a result the output is time shared by two func­
tions. 
3.3. 2 Buffer Interfaces 
These are Inverting Buffers to reduce the loading on the Write 
and Read Counter outputs. The Buffer outputs drive the logic 
gates associated with the Core Plane Drivers and Switches. 
3.3.3 	 Y Counters 
The Y Read and Y Write counters are identical. They each take 
44 advance pulses to count through a complete sequence. Oper­
ation is as follows (refer to Figure 3.3.3-1 for the Logic Diagram 
and Figure 3.3.3-Z for the Timing Diagrams). 
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The first advance pulse passes through Gate 1 and sets Flip-
Flop I. Ql then inhibits Gate I andMl enables Gate 4. The 
remaining 43 pulses of the sequence pass through Gates 2, 3, 
and 4 to Flip-Flop 2. The eighth pulse sets Flip-Flops 2, 3, 
and 4. The ninth pulse resets these and sets Flip-Flop 5. At 
the same time Gate 5 detects every seventh count. The 44th 
count is detected by Gate 7 which generates a pulse to reset the 
whole counter to zero. This last pulse is also used to advance 
the X-counter. 
Advance Y 	Write is derived from the 16 KHz(d) signal, where­
as Advance 	Y Read is derived from the shift data signal. 
The detect XIIIXXX and the detect lOOOXXX signals are used 
by the Write Pulse Train Generator. 
3.3.4 	 X Counters 
Figure 3.3.4-1 shows the X Read Counters Logic Diagram. 
Figure 3. 3.4-2 shows the X-Write Counters Logic Diagram. 
The X-Write Counter consists of a three stage divide-by-5 
counter followed by a two stage divide-by-3 counter. The 
three stage section is driven by the Advance X-Write pulse 
which is generated by the Y-Write Counter Reset. At the 
count of five, Q1, QZ and-0- enable Gate i. The next Advance 
7--Write pulse triggers a one-shot which resets the three 
stage section and advances the two stage section. 
At the third 	advance of the two stage section, Gate 2 triggers 
a one-shot which resets the two stage section. 
The output of Gate 3 follows Q4. The trailing edge of this 
signal is called Write 10th Line and is used to clock the HVP 
Mod flip-flop which is part of the X-Read counter circuit. 
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As was mentioned previously, when the BS is Full signal is 
high, that section of the memory being addressed has already 
been written into but not read out. At this time a search is 
made for an empty memory section. 
This BS is Full signal is generated by the Inhibit Read-Write 
Logic (Section 3.3.7) and is a function of the state of the two 
stage section of the X-Write Counter and the preceding history 
of the two stage section of the X-Read Counter. 
During Section 15, as with the other sectors, 3 pulses are 
generated: two Start A/D's and one 101. At HBR, if BS is 
Full, these three pulses will be passed by Gates 4 and 5 to ad­
vance the two stage'section of this counter. The changes of 
state of Flip-Flop 4 and Flip-Flop 5 naturally change the core 
memory address. If the first or second advance sets up an 
address to an empty section, the BS is Full signal goes down 
and Gate 5 is inhibited. This empty section is then written into 
if data is available. 
The X-Read Counter counts and resets in the same manner as 
the X-Write Counter. Its input is the X-Read Advance from 
the Y-Read Counter Reset. The pulse that resets the two stage 
section is also used to synchronize the Frame ID Counter. 
During Electron Cycle at LBR data is entered into only the first 
and second sections of the memory; therefore, it is necessary 
to address only these frames for the read out. 
At the start of Electron cycle, HVP goes down and = goes 
up. When the 10th frame has been written into, Flip-Flop 6 
is set. This reverses the polarity of HVP Mod and T7Vfr'f 
Then when the 10th frame has been read out, Flip-Flop 7 is set 
and U7 triggers a one-shot. The output of this one-shot resets 
Flip-Flop 7 and the two stage section of the counter. Refer to 
Figure 3.3.4-3, HVP Mod-Timing Diagram. Also see Figure 
3.3.4-4 for the Timing Diagram of the X-Write Counter. 
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3. 	 3.5 Write Pulse Train Generator 
This circuit generates the appropriate sequence of pulses for 
writing into the Core Memory and advancing the Y-Write Counter. 
See Figures 3.3.5-1 and 3.3.5-2 for the Logic and Timing dia­
grams. 
Assume that Flip-Flop 1 is set. This inhibits Gate 3. Gate 1 
is inhibited by One-Shot 1. The Write Pulse from the Buffer 
Logic triggers One-Shot 1 which is adjusted to produce a 90 
Rsec pulse which enables Gate 1. This will allow one or two'16 
KHz pulses through the gate to trigger One-Sholt Z. The output 
of this one-shot resets Flip-Flop 1, enabling Gate 3. This 
allows the 16 KHz to trigger One-Shot 3 which is the Write 
Pulse Train. The first pulse of the train causes Det 1000XXX 
to go high. The second pulse causes it to go low, and sets Flip-
Flop I which inhibits Gate 3 again. 
The next Write Pulse from the Logic repeats sequence. How­
ever, this time 7 pulses of the train go through before the Det 
X1 I XXX pulse appears, setting Flip-Flop 1 and inhibiting Gate 
3. 
Seven Write Pulses from the Buffer Logic then produce a 44 
pulse train. This fills one frame. 
The fall of each pulse of the train triggers One-Shot 4 which 
produces Y-W rite Advance. 
3.3.6 	 Frame ID Counter 
Refer to Figures 3.3.6-1 and 3.3.6-2 for the Frame ID Counter 
Logic and Timing diagrams. 
The Frame ID Counter is a simple ripple counter which is 
driven by the Advance X-Read signal then reset to zero by the 
Syn Frame ID. This latter signal is identical to that which 5e­
sets the two stage section of the X-Read Counter. 
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The ID Data consists of sampling the states of Flip-Flops 1, 2; 
3, and 4 consecutively. The sampling begins with the most 
significant bit, Q4. The four Shift Frame ID pulses at the 
beginning of each frame toggle the two stage counter (Flip-Flops 
5 and 6) from zero through a count of three and back to zero. 
Notice that the least: significant bit of the Frame ID is QT not 
01. This is so the first frame is read as 1000 before the first 
Advance X-Read pulse arrives. 
3.3.7 Inhibit Read-Write 
Figure 3.3.7-1 shows the Inhibit Read-Write Logic diagram. 
Refer to Figure 3.3. 7-2 for the Timing diagram for the BS is 
Full signal. 
Refer to the Timing diagram. After the first section of the 
memory has been written into, XW4 is True and resets Flip-
Flop i. After writing into the second section, Flip-Flop 2 is 
reset, and after writing into the third section, Flip-Flop 3 is 
reset. 
Therefore: 
i =9(xw4 +XW5 +01 + MI) + (RWT +XW5 +QZ + MM ) 
+ (XW4 + XWT + Q3 4 
BSisF X_4• XWT-,-. HBR) + (XW4. X--W7 . M- •HBR) 
+ (X3W-. XW5 • - HBR) 
It is seen then, that after the flip-flops have been reset, no 
matter which section of the memory is addressed by the Write 
Counter, BS is Full will be True and Writing will be inhibited. 
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After the first section of the memory has been read out, the 
transition of XR4 will set Flip-Flop I. Now when the Write 
Counter addresses the first section, BS is Full will be False. 
When the second section has been read out, Flip-Flop 2 will 
be set; when the Write Counter addresses this section, BS is 
Full will be False. 
The operation of section three and Flip-Flop 3 is similar. 
As is seen from above equation, BS is Full remains False at 
LBR operation. 
The Inhibit Read Function 
This function is derived in a manner similar to the derivation 
of BS is Full. If any memory section has been read out but not 
subsequently written into, then when the Read Counter addresses 
that section, the Word gate sets Flip-Flop 4 and the Read Count­
er Adv is inhibited. When that section is written intq,: the next 
Word gate resets Flip-Flop 4 and the Adv Read Counter is 
enabled. 
R (XR4 + XR5 + LBR) + (MT + XR5 +7Q7 + LBR) + 
(XR4 + XR5 +UM + LBR) + (XW4 + XW5 + XR4 + XR5 + 
MFS9 + ffVZ) 
S=I 
s=x T- m Q1 •LE +(XR4.X7 Q2.LBR)+ 
(XR4 • XR5 • Q3 •. + ( .X K -U- M -
MFS HVZ) 
This function also operates at HBR except as shown by the 
fourth term-tbove. 
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During HVZ while in MFS and when Read and Write Counters 
are addressing the first Memory section, the Word Gate will 
set Flip-Flop 4. 
3.3.8 	 BS is Empty 
Figure 3.3.8-1 and 3.3. 8-Z show the Logic and Timing dia­
grams for BS is Empty Reset Counters. 
Refer to Section 3.3 (Buffer Storage) for the requirements for 
BS is Empty signal. 
When Electron data is read out at 64 BPS, HVP MOD and TT 
are both down. The positive transition of = and XR4 at the 
end of the 5th frame triggers the one-shot which generates the 
BS is Empty signal. 
When Ion data is read out at 64 BPS, nVrn7O and ZT are both 
down. The positive transition of =- and = T at the end of the 
10th frame generates the BS is Empty signal. 
When Electron data is read out at 16 and 8 BPS or DCSM, 
HVP MOD and 64 are both down. During the 10th frame all the 
X inputs to Gate 3 are down. At the first Adv Y-Read of the 
10th frame, YRI goes up, generating BS is Empty at the begin­
ning of the 10th frame. 
When Ion data is read out at 16 and 8 BPS or DCSM, RVrn-r 
and 64 are both down. During the 15th frame all the X inputs 
to Gate 4 are down. At the first Adv Y-Read of the 15th frame, 
YR I goes up, generating BS is Empty at the beginning of the 
15th frame. 
During HBR operation, Gate 5 disables the output of the one­
shot and holds BS is Empty in the True State. 
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At LBR the BS is Empty pulse is also used to reset the X and 
Y Write counters. 
At HBR, when Polar Scan starts, the 100th pulse of sector 1 
resets the Y-Write counter and the 3 stage section of the X-
Write counter. 
The fall of the W3Frdate voltage triggers a one-shot which 
resets the Y-Read counter. 
3.4 	 High Voltage Power Supply 
3.4.1 	 Inputs and Outputs 
Table 3.4. IA shows a tabulation of inputs to the High Voltage 
Power Supply. Table 3.4. 1B shows a tabulation of the outputs 
from the High Voltage Power Supply. 
3.4.2 	 Operation 
Figure 3.4.2-1 shows a block diagram of the High Voltage 
Power Supply HVPS. The HVPS consists of two roll-off net­
works, two d-c feedback amplifiers, two slewing capacitors, 
two choppers, two transformers, a doublerchain, dump circuit­
ry, an auxiliary power supply, high voltage zero step supply, 
two full wave rectifiers, and two coupling circuits. 
The power 	supply has two sections: the Ion section and the 
Electron section. 
The High Voltage Power Supply generates the balanced stepping 
high-voltage for the analyzer plates in the optics section. It 
also provides all suppression and related voltages. The system 
consists of two sets of D-C feedback amplifiers (Ion and Elec­
tron), choppers, and output transformers which feed the doubler 
and dump section. 
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Name Voltage and Waveform Impedance or Loading 
ION Ramp 30 staircase log. steps 500K A-C 
42mv- 3. Ov 7300M D-C 
Electron Ramp 15 staircase log. steps 500K A-C 
0 3. Ov 7300M D-C 
HVP Ic Level 43K D-C 
+2. 5v 
__ TOv 
HVZ Ic Level 43K D-C 
+2. 5v 
Cv 
3. 3 	VAC SQ. Wave 5KC 4K D-C 
+3"3V 
- F-­
0 !
 
SO. Wave 5KC 	 4K D-C 
3.3 VAC 0-
o~W+ 
+3v +3VDC + 2% 	 IMA D-C 
+6v +6VDC +. 1% .35MAD-C 
-6v -6VDG+-. 1%1' 2MA D-C 
+IZv 	 + I2VDC + . 1% 5. 5MA D-C 
60 MA Peak 
Ii5v +I5VDC + .1% 1.1 MAD-C 
High Voltage Power Supply Inputs 
Table 3. 4. IA 
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Source
 
ION Ramp Gen. 
Electron Ramp Gen. 
HVP 
Timing and Control 
LVPS 
LVPS 
LVPS 
LVPS 
LVPS 
LVPS 
LVPS 
Name Voltage and Waveform Impedance Destination 
+VA 
15 Electron Staircase 
log steps from +0. 05 to 
-83. 3 volts 
30 ION staircase log steps 
from +17.5 volts: to +1250 
volts. 
20 Meg D-C Outer analyzer plates 
-VA 
15 Electron Staircase 
log steps from--0. 05 volts 
to +83. 3 volts. 
30 Ion staircase log steps 
from - 17. 5 volts: to -1250 
volts. 
20 Meg D-C Inner analyzer plates 
+150 +150 VDC Supp. Voltage Gen. 
-150 -150 VDC Supp. Voltage Gen. 
ION HV Analog 30 Staircase log steps 
-42mv to -3.Ov 
HV A/D 
Electron 
HV Analog 
15 Staircase log steps 
0 to -3. Ov 
HV A/D 
High Voltage Power Supply Outputs 
Table 3. 4. lB 
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The control logic section switches the proper section into 
operation (i. e. Ion or Electron). An A-C voltage from the 
Low Voltage Power Supply drives the chopper and the auxil­
iary power supply. 
The signals preset at the inputs of the D-C feedback ampli­
fiers (Ion and Electron) are both generated by the Ion and 
Electron Ramp Generators. These signals are amplified and 
fed to the choppers which, according to their frequency of 
operation, transform the output of the D-C amplifier into a 
square wave that is fed into the transformer and then to the 
doubler and dump section (Ion Mode only). 
The output from the Electron Section is rectified by a full 
wave bridge and appears as -k83: 3V. Since the instrument is 
sequenced through seven Ion Cycles and one Electron Cycle, 
the fV power supply is subject to the same sequence which 
is achieved by the control logic circuit in accordance with the 
=VP and = signals. 
See Figure 3.4. 2-2, Analyzer Plate Voltages/Ion-Electron 
Mode. 
When = and F= are high, the control logic circuit is acti­
vated in such a manner that the Ion chopper only is energized 
while the Electron chopper is inactive. The output from the 
Ion chopper is fed into the Ion transformer, beyond which the 
doubling action starts. This process continues until one cyle 
(30 steps) is achieved. 
At the end of the 30th step, the highest output from the power 
supply is realized. Then IM7 changes polarity. This enables 
the control logic circuit to activate the dump circuit which then 
shorts the output of the doubler to ground through a series o 
transistors that turn on in an orderly sequence. This is the 
end of one Ion Cycle. 
172 
+83. 3V 
+1250V 
//I II 
+17.5V 
+0.05 
-0.05 
-17.5¥v 
.. 
___/ 
. . 
/ 
/ 
---­
/ 
. . / 
NN 
. 
-83. 3V " 
------ = -V A 
=- +VA 
(inner Analyzer Plate) 
(outer Analyzer Plate) 
-1250V 
Analyzer Plate Voltages /Ion -Ele ctron Mode 
Figure 3. 4. 2-2 
173 
The process repeats for seven such cycles, at the end of which 
= changes polarity, which in turn allows the control logic 
circuit to energize the Electron chopper while the Ion chopper 
becomes inactive. The power supply goes into the Electron 
mode, and generates a plate voltage of +0.050 volts to tE83. 3 
volts increasing from minimum to maximum in fifteen steps. 
At the end of the fifteenth step =lV changes polarity again and 
the Ion cycle begins. 
3.4. 2. 1 	 Slewing Capacitor 
The Slewing Capacitor is used to supply peak currents demanded 
by the voltage doubler and chopper circuitry. 
3.4. 	Z.2 Chopper 
The chopper converts the d-c amplifier output into an a-c signal. 
The output of the chopper is a 5KHz square wave. The chopper 
can be cut off by = and fVZ-. 
The output of the chopper is fed to a step-up transformer. 
3.4. 2. 3 Doubler Gate and Doubler Chain 
The positive Doubler Gate and negative Doubler Gate are turned 
on during Ion mode. During Electron mode, or during a dump 
mode, the gates are OFF. These gates are turned off in order 
to allow the reversal of voltage at the inputs to the VA couplers. 
The output of the transformer is fed to the doubler chain. The 
doubler chain consists of two sections: The positive section and 
the negative section. Each section consists of 8 doublers. The 
positive doublers charge up to the peak value of the positive 
transition of the transformer and the negative doublers charge 
up to the peak value of the negative transition of the transformer. 
Each doubler charges up to two times the input voltage. 
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3.5 
Each doubler charges up to a maximum voltage of 158 volts. 
The output of the 8th doubler is 1, 250 volts maximum. Mini­
mum voltage is 17.5 volts. 
3.4.2.4 	 Dump Circuitry 
The doubler chain is discharged by the Dump Circuitry. The 
operation of the Dump circuit is as follows: On receipt of a 
signal from HVP'-or HVZ', the Dump gate turns on the trickle 
dump circuit. A delay is provided such that the Dump and 
Reversal circuitry does not turn on. The trickle dump circuit 
will cause a slow exponential discharge of the doublers. Dump 
switch 8 will discharge doubler number 8. After doubler number 
8 is discharged, dump switch 7 will cause doubler number 7 to 
discharge. This action is repeated until doubler number I is 
discharged. Approximately 250 milliseconds after the dump 
gate has turned on, the Dump and Reversal circuits will cause 
speed up of dumping, a -150 volts to appear at the input to the 
+VA coupler, and +150 volts to appear at the input to the -VA 
coupler. 
3.4. 2.5 Control Logic 
The 1-IVP interface converts the low level HVP signal into high 
level HVP' and $V-P' signals. The -VZ interface converts the 
low level YVZ signal into high level HVZ and V-Z-, signals. 
Low Voltage Power Supply 
Refer to Figure 3.5-1 for the Low Voltage Power Supply Block 
diagram. 
-The Low Voltage Power Supply converts the spacecraft +28 volts 
into the required instrument voltages. The +Z8 volt supply from 
the spacecraft is passed through a pre-regulator circuit which 
converts this voltage into a constant regulated +23. 5 volts. 
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This voltage is then converted by the chopper circuit into a 5 
KHz square wave which is stepped up by a transformer, recti­
fied and regulated by various post-regulators to provide the 
required voltages. 
3.5.1 	 Pre-Regulator 
The Power Supply Pre-regulator consists of a series voltage 
regulator that provides a stable operating voltage to the chop­
per to insure reliable operation. Operation of the Pre-regulator 
is discussed in Section 4.14. 1. 
3.5.2 	 Chopper
 
The function of the Chopper is to convert the +23. 5V dc output 
of the pre-regulator into a 5KHz square wave. 
Operation of the Chopper is discussed in Section 4.14.2. 
3.5.3 	 Rectifier Filter 
The stepped potential from the transformer is rectified, re­
sulting in a ripple content of less than 5 millivolts. The recti­
fication is produced by means of full wave or half-wave standard 
rectification circuits. The ripple output is reduced to a minimum 
by means of rT- filters composed of capacitors and chokes. 
Figure 3.5.3-1 shows two typical rectifier filter configurations. 
The use of a fT-section filter provides an output potential that 
approaches the peak value of the a-c potential of the source, the 
ripple components being very small. 
3.5.4 	 Post-Regulator 
The Post-regulators each consist of a series voltage regulator 
that provides a stable operating voltage to the various circuits 
of the instrument. The Post-regulators are similar to the pre­
regulator (Section 3. 5. l)sand operate on the same principle: 
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3.5.5 Filament Power Supply 
The Filament Power Supply provides the correct filament 
voltage for the operation of the Electrometer tubes. The 
filament supply uses a synchronous rectifier circuit for 
greater efficiency and lower power. The input to the supply 
is the 3. 3 vac generated by the Low Voltage Power Supply. 
4.0 CIRCUIT DESCRIPTIONS 
This section contains detailed descriptions of electrical 
circuit operation. Design analysis and specifications are 
included where appropriate. Selected worst-case analyses 
are found in Appendix E. 
4.1 Electrometer Amplifier 
4. 1. 1 Stabilization Buffer 
See Figure 4.1.1 -1 for the schematic diagram. The Stabi­
lization Buffer is a switching circuit which activates the 
Stabilization Amplifier and the stabilization storage circuits. 
The operation of the circuit is initiated by the application of 
the NEU signal (see Section 3. 2. 6, High Voltage Zero and 
Stabilization Control). When Q1 is OFF, its collector is at 
about +15v. 
This is applied to the base of Q2, thereby keeping Q2 OFF 
and holding the output to 0.01 volts or less. 
Upon application of signal, Q1 turns ON causing a drop across 
RZ. The emitter of 02 goes positive with respect to the base, 
turning Q2 ON. Thus the output is driven to +15 volts. 
4. 1. 2 Stabilization Amplifier 
Figure 4. 1. 2-I shows the schematic diagram of the Stabiliza­
tion Amplifier. 
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The Stabilization Amplifier senses the offset error from the 
output of the Electrometer, amplifies the error and drives 
the Stabilization storage circuit. The Stabilization Amplifier 
is essentially a two stage differential amplifier with the first 
stage controlled by the Stabilization Buffer circuit. The out­
put of the Stabilization Buffer circuit is coupled to R 6 via CR3. 
When this signal is +15 volts, the Differential Amplifier 01 is 
cut OFF. This is due to the positive voltage applied to the 
emitter of 0l" When the output from the Stabilization Buffer 
circuit is 0*0. iv, the Differential Amplifier senses the error 
signal between base 1 and Z and amplifies it. The output of 
the second stage Q is calibrated by means of select resistor 
RZ to be +5 volts. CR3 and CR4 clamp the input signal to 0.6 
volts, limiting the signal swing at the input. 
4. 	1. 3 Stabilization Storage 
See Figure 4.1. 3.-I for the schematic diagram. 
The Stabilization Storage is an FET switching circuit controlled 
by the Stabilization Buffer and establishes the required voltage 
on the screen grid of theElectrometer tube. With the output 
of the Stabilization Buffer applied to the voltage divider network 
R 1 , R 2 , a positive voltage is applied to the gate of Ql* a P 
channel FET, holding QI OFF. Capacitor C3 is charged to a 
positive voltage through the divider network R4 , R5 . With no 
output from 	the Stabilization Buffer, Q1 turns ON and charges 
C . The total potential across C2 and C3 is applied to the gate 
of Q., effecting its bias and varying the current flow through 
the divider network R 7, R 8 and R 9 and applying the potential 
developed across R9 to the screen grid of the Electrometer 
tube. 
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4.1.4 	 Electrometer 
The Electrometer is a high input impedance two-stage differ­
ential amplifier that senses and amplifies the signal input on 
the control grid of the Electrometer tube. Figure 4.1.4-1 
shows the schematic diagram. 
The input stage, 0O, is a dual FET transistor used as a dif­
ferential amplifier. The gate of Q1B is held at +10 volts by 
means of the divider network Rb, RIs. QIA is the load for 
the Electrometer tube. The gate of Q1A is biased at +10 volts. 
Current variations in the plate of the tube are sensed by 0I 
and the difference is amplified by QZ. Q3 and Q4 are selected 
fot matched characteristics and together operate as a differ­
ential amplifier. The base of 0 4 is held at +IOV by means of 
the divider network R 9 , R 0 . 0Q3 senses the output from Q 
and drives the emitter followers Q5 and Q6* Q5A and Q6A 
are used as diodes enabling separate operation of Q5B and 
Q6B* 07 is a Eield Effect Transistor and acts as a constant 
current source. R19 and C4 prevent high frequency oscilla­
tions that are inherent in high gain amplifiers. 
With a negative input to the control grid of the Electrometer 
tube, the base of QZA goes negative, driving Q3 harder and 
Q4 towards 	cut-off. This results in a positive output. The 
presence of a positive signal on the control grid of the Electro­
meter tube results in a negative output. 
RZ 3 and R Z4 set the feedback ratio and determine the closed 
loop gain of the amplifier. CR 1 and CR 2 are select zener 
diodes that produce compression once the output reaches the 
breakdown voltage of the zeners. The selection of the value 
of the feedback resistor Rf is a compromise between a mini­
mum determined by thermal noise and threshold current and 
a maximum determined by maximum input current and practi­
cal output voltage capabilities. 
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14 and 3.3 millivolts for I x 10 - amperes. 
4. 	1.5 Attenuator Driver and Att enuate and Calibrate 
See Figure 4.1. 5-1 for the schematic diagram. 
The signals QV ?51 QZI ?52 Q3' 3 are generated by the PWM 
programmer section. , Q 3 and ?73 control the operation of 
the attenuator Driver. 
The signals 5 and PWf applied to CR 1 and CR 3 respective: 
ly, keep transistor Q2 OFF, and the ?3 signal applied to CR 4 
keeps transistor QI OFF. 
With Q 1 OFF, its collector potential is -25V. This drives the 
base of transistor 03 negative and turns Q3 ON. At this time, 
Q 3 Is collector potential is 0. 050V, which is applied to the gate 
of transistor Q 7 " This causes Q7 to turn ON, forming a volt­
age division between R 1 1 and R1 IZ + R 1 3 + R 4 . With Electro­
meter output voltage El. Out applied to R 1 2 , the output to the 
comparators will be
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In the next 	sequence the signal M changes state. This allows 
the base of transistor Q to go negative, turning ON transistor 
QZ' which in turn allows transistor Q6 to turn ON. During 
this process, CR 1 0 is forward biased; current will flow through 
R 6 and CRI	 0 , transistors Q., Q3, and Q7 will turn OFF. 
The output of the circuit is now
 
R 10
 
(El. Out) 
R1 0 + RIZ t R 1 3 
Similarly, when 3 changes state, transistors QI Q4 and Q5 
turn ON while Q2 and Q6 turn OFF. The output of the circuit 
is now 
R
 9
 
(El. Out) 
R 9 + 1 1 2 + B 1 3 + B 14 
A means for checkout of the operation of remaining circuits in 
the Pulse Width Modulator section is provided with transistor 
Q. and associated components. This is done by turning ON 
transistor Q8 by the PWM calibrate signal. When Q8 is ON 
its collector potential is about -25V. This voltage is attenuated 
through the divider consisting of R1 7 , R 1 8 and R 1 9 . Thus a 
negative potential is applied to the comparator circuits, cor­
responding to half scale digital output (64 bits). 
4. 	1. 6 Suppression Circuit 
The Suppression Circuit provides all necessary voltages for the 
Optics section, and a +40 volt supply-for the drift tube. 
Figure 4. 1. 6-1 shows the schematic diagram of the Suppression 
Circuit. 
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6 
Transistors 	Q and Q2 act as switches and are activated by 
the logic signals 6+0 and 6+73*respectively. Depending on 
the state of Q and QZ (ON or OFF), a divider network made 
of R 9, R8 , 	 R 7 , R6 , R 5 applies a potential to the base Q3B. 
03 is a differential amplifier with the base of Q31 connected 
to ground through R14. The error signal is amplified by Q4 
and Q6 operating as a differential amplifier. The output of 
Q6 is fed back to the base of Q3A to correct the error signal. 
Q5 is a constant current supply source. A positive potential, 
+lSOV, applied to R23 provides the +40 volts output for the 
drift tube. This is done by means of the divider network R23, 
RZZ, R21, and R19. Transistor Q7 acts as the regulator for 
the +40 volt supply. The table showing the output Suppression 
Voltage as a function of the logic input signals is repeated 
here as Table 4. 1. 6A. 
6+75 	 6+0 Suppression Voltage 
0 0 -40 
0 1 0 
1 0 -25 
1 1 +6 
Table 4.1. 6A 
Suppression Circuit Logic 
4.1.7 	 Positive and Negative tComparators 
The comparators are each essentially a three-stage differen­
tial amplifier. Refer to Figure 4. 1. 7-i for the schematic of 
the Negative Comparator, and to Figure 4. 1. 7-2 for the sche­
matic of the 	Positive Comparator. 
A high input impedance is achieved by the use of an FET dif­
ferential input'stage. 
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The offset compensation of the FET stage is accomplished by 
means of select resistors R2 and R 5 for the Positive'Comparator 
and R1 3 and 	R1 6 for the Negative Comparator. The output of the 
Negative Comparator is tied (in the system) to the base of the 
Positive Comparator's QS" This essentially results in an ORing 
function at Q5 
The inputs to the FET differential stages can be either negative 
or positive. The output of the Attenuator Driver circuit is ap­
plied to Gate I of the transistor and a reference voltage is applied 
to Gate II of the transistor. A negative reference voltage is 
applied to Gate II of the FET in the Negative Comparator, and a 
positive reference voltage is applied to Gate II of the FET in the 
Positive Comparator circuit. If the input to Gate I is equal to 
the reference signal applied to Gate II, then the amplifier is 
balanced and the output at the collector of the transistor Q5 will 
be a zero level. If the input to Gate I is not equal to the refer­
ence, the amplifier is unbalanced and the output at collector of 
transistor Q05 will be about +1. 5 volts. 
4.1.8 	 Reference Generator, Offset Generator, and Reference Drivers 
Figure 4.1. 8-4 shows the schematic diagram of the Reference 
Generator, Offset Generator, and Reference Driver. Three 
Reference Drivers are used. These are interconnected, as 
shown in Figure 3. 1.6-1, Reference Generator Network Bloqk 
Diagram, with the Reference and Offset Generators. 
For convenience, the schematic Figure 4. 1. 8-1 shows only the 
first Reference Generator, with logic signals for the case of 
the first reference level region. This is the case where the 
Offset Generator is activated by the PWM Programmer. Also, 
only one screening resistor for each Reference Generator is 
shown. 
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Each set of the complementary signals (Q1, C-), (Q2, '), 
and (Q3, 3) generated by the PWM Programmer is applied 
to one of the three Reference Drivers, as shown in Figure 
3. 1.6-1. The signal Q1 is applied to the base of transistor 
Q2 When Q1 goes positive, transistor Q2 goes into satura­
tion. At this time, Qz collector voltage is about 0.0Z 
volts. This causes transistor Q3 to be ON, which in turn 
cuts off transistor Q4" During this time, transistor 01 is 
held cut off by signal QI which is low. 
Signals Q2 and Q3 are likewise being sequenced, causing the 
remaining two Reference Drivers to respond in a similar 
number. Refer to the timing diagram, Figure 3.1. 6-2. 
C1 and Cz form part of the RC network that generates the 
exponential decay. Diode CRI prevents negative transitions 
on the positive output and positive transitions on the negative 
output. 
As previously discussed, the output of the Electrometer is 
I I 9 x 10 - to l x 10 ­compressed between the ranges of Z. 16 
amperes. The attenuation ratio is 1/15. The output of the 
Electrometer in this range contains a constant voltage of 
-6. 8V due to the two zener diodes in the output circuit. 
To compensate for this constant term, the Offset Generator 
produces a constant voltage of 
S6.8 = 4 50 mv 
for the particular attenuation region of 1/15 only. This signal 
is applied directly to Gate II of the FET's in the comparators. 
The output signal Q1 of the PWM Programmer is applied to 
the emitter of transistor Q6 of the Offset Generator. 
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This turns Q6 ON. When Q6 is ON, transistor Q8 turns ON, 
pulling its collector potential to about -6V. Through an 
attenuator composed of select resistors, this potential is 
reduced to -450 millivolts and applied to Gate I of the FET 
in the negative Comparator section. 
48.1 	 Reference Generator and Offset Generator 
Refer to Figure 4. 8. 1 -Z for the equivalent circuit of the 
Reference and Offset Generators. Also shows is a typical 
summing network. 
The output of the summing network is a function of all signals 
applied to it. 
For Region I: 
A = 6V 
B =C =0V 
RzR3 R4 
RZR 3 + RZR 4 + R 3R4 
Output VEQ1 - ___4x (6) 
RQ + R(2 R 3 R 4 X61 RZR 3 + RR 4 + R 3R4 
VEQ is different for each region, because the outputs of the 
drivers do not occur at the same time. 
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For Region 1t 
C=A=O 
B=6V 
R I R 3 4R 
Output V = 13 143 34 (6)EQ 2 RIR3 RH3 R3
 
1R3 1RIR4 R3R4
 
For Region III 
A= 0 
B=G=6V 
R
 4
 
1I+4 
Output EQ - HR - iR - (6)Q3 R2R+RR3 1+ IR4 
R +R 3 RI+R 4
 
Total resistance of summing point: 
REQ RIR2R3 + RIRZR4 + RIR3R4R R3 4 
VEQ I . 
lRegion I I Region II Region III t 
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V EQ is the potential developed by the dividing network formed by 
R5 and R 6 for Region I. 
R5
 
R6 
A= 6v B=O 0C= 0 
V =6 R6 EQ2 R5 +R6 
For Region II 
A=0 B=0 C=0 
Therefore: V Q2 0 
and for Region III VEQ= 0 
VEQ can be represented by the figure below: 
Region I Region Il Region III 
RSR 
R Q R + R6Total resistance is: EQ2 5 6 
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The network for generating.the reference signal could be represented 
now by: 
v CREF R7 
R7
 
EEQZ 
VEQ2 EQ 
Equivalent circuit, reference generator 
VRef. can be computed by use of Laplace Transforms. 
R7+ REQ2 R EQ1 + 
+R ±R + 2 R-lR +Ref. (s) EQI RE R +1 + R +REQa+ R + 1 
OR 
(R7 + REQ )SC (R EQ )SC + 1 
Vf =V .2 1________Ref. (s) EQ1 (R7 + R + 'W )S C +1 VEQ (R7+ R + R 3C + I1 EQ1 a 7EQ2 7 EQ2 EQ1 
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Let (R7 + REQ2 + REQ1)CG= 
R + R 
ana R+7 EQ 2 
R7+ REQ2 + REQ1 
We now can write 
VRef(S) =EQ1 [KL 1] 'EQ2 [;S+; i 
OR 
RKVEQl+ (K-1)VEQZ S VEQ 
+ S 1+ 1
=EQ1 ESVRef(S) 
V and V can be represented in the time domain with the fol­
lowing expressions.' 
VEQ l(t)= VEQi p4(t-I) + (VEQ VE) (t-li) +(VEQ l -vEQ2) )t-MI) 
RI RU RI RIII RII 
-
VEQZ(t) VEQ z 1At-I) -VEQ z )p(t-lI) 
RI RI 
These equations expressed in Laplace notation yield 
+ (VEQV-
RI RII RI Rlll RII 
VEQI( S ) = E eIS + (VEQ- EQI)e El11 
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and 
VEQ2 (S) V e - e 
RI RUI 
Substituting the expressions for VEQ 1 and V EQ in the VR ef(s equation 
we obtain 
EQ + (K-1) 1 EQ 2 jR 2 
-IS RIJ 1 RI 
=eeVRef(s) )s+ 1I 6s+1
 
K VEQ + (K-I) EQE)
(VEQ, V V 6 (EQ VEQ)
-ISR IRI RI 1-~ RII RI
-IIS Is (I S + I 
eK (+EQ - IF+1 
+e-IllS5 RMS+RII 
Let a =KVEQ + (K- )VEQ 
RI RI 
b =VEQ2 
RI 
c = (VEQI - VEQ1) + (K -1) EQz - VEQ 
RH RI RII RI 
d = (VH - VEQ,) 
RII RI 
f = K(VEQ - VEQ) 
R111 R.U 
20Z
 
Substitute these in the VRef(s) expression and transfer into 
the time domain. 
=ct[ + &" +f 
A graphical representation of the prescaling is shown in
 
Figure-4.1.8-3, Reference Generator Output Diagrams.
 
4. 2 High Vpltage Comparator 
Figure 4. 2-1, High Voltage Comparator Simplified Schematic, 
shows the basic elements of the comparator. 
The control circuit for selecting the input pair is not shown. 
The FET's are selected for a limited range of pinch-off volt­
age. The biasing resistors are selected at zero input voltage 
for circuit balance and drain currents of about 340a. 
The important requirement is the resolution of the differential 
input voltage necessary to switch the output from full ON to 
full OFF. 
Assume that Q8 and Q9 operate as switches and that the neces­
sary differential voltage swing at the collectors of Q6 and Q7 
is Iv. The required voltage resolution at the input is 50 volts, 
which is a gain of 20, 000. 
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High Voltage Comparator Siniplfied Schematic 
Figure 4.2-1 
Using the following parameters: 
Minimum g of PET = 1000 
Minimum Beta of bipolars -- 20 
Differential iinput Z of the first bipolar pair = ZK ohms 
The approximate differential gain of the PET pair is 
G1 ZgmR L 
= 1X0-3x x103 =4 
The approximate gain of the two bipolar stages is 
R
 L
 
G = 2BB 	1 1 2 IN 
x 24K
= Z x 20 x 20 
= 800 x 12 = 9600
 
Total Gain = GI x G
 
= 4 x 9600 
= 38,400 
4. 	3 Temperature Sensor 
The function of the Temperature Sensor is to provide a d-c out­
put proportional to the change in temperature sensed by the 
instrument electronics. The sensing element is a YSI 44018 
thermistor. 
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4.4 
The Temperature Sensor is essentially a two stage differential 
amplifier, the output of which is dependent on the change in the 
resistance of the thermistor. See Figure 4.3-1 for the Tem­
perature Sensor schematic. 
Q, is a differential amplifier stage that senses a change in 
voltage applied to QI1 by means of the divider network R 8., R 7 , 
Ri 0 ,, and R 6 . QIAis connected to ground through R1 4 . The 
error signal is amplified by Q. and Q3. a matched pair of tran­
sistors operating as a differential amplifier. The output is fed 
back to Q1B continuously through the divider network R,, RZ, 
R5. and R 3 , R4. The temperature sensor circuit is calibrated 
for high and low temperature changes by the select resistors 
R I , Rz, R 5 and R 3 , R 4 . The thermistor is a double element 
sensing device and the parallel combination of the two provides 
for a better linearity and accuracy of the output verus tempera­
ture. An ideal curve of output versus temperature is shown in 
Figure 4.3-2. 
Current Switches 
The Current Switches are three-stage saturated switches used 
to select the X'and Y lines (refer to Figure 3.3. 1-Z, Core 
Plane Drive Lines, for the configuration). Figure 4.4-1 shows 
the schematic diagram of a typical Current Switch. 
The input gating structure is AND/OR. The switch is selected 
when the Read Address and Read Timing are High, or when 
Write Address and Write timing are High. The two front end 
storages provide the current gain required to insure a low 
impedance path for the select current coming from the current 
source through the drive lines. The switch is turned on before 
the current source to allow time for the output to saturate befpre 
the drive current is turned on. 
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Figure 4. 3-1 
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4.5 
The output stages are referenced to the high current ground 
to minimize ground noise in the decoding section. The col­
lector resistor reverse biases the stack decoding diodes when 
the switch is off. 
The following are electrical parameters for the Current 
Switches: 
Operating Temperature -15°C to +55°C 
Address inputs: True level Zv minimum 
False level 0. Z2v maximum 
Timing inputs: True level 5. 85 ±0. 15v 
False level 0. Iv maximum 
Output: Load current 135ma. maximum 
Output voltage with full 
load 0. 3v maximum 
Load capacitance 100 gf maximum 
Input noise rejection 0. 25v minimum 
Turn-on time (See Figure 0.3 microseconds 
4.4-2) maximum 
Turn-off time (See Figure 3 microseconds 
4.4-2) maximum 
Current Drivers 
The Current Drivers are three-stage saturating drivers used 
to provide the stack select currents (refer to Figure 3. 3. 1-Z, 
Core Plane Drive Lines). See Figure 4.5-1 for the schematic 
diagram of a typical Current Driver. 
The input gating is AND/OR. The Current Driver is ON when 
the Read Address or Read Timing are High, or when Write 
Address, Write Timing, and Data are High. The current sup­
plied by the driver is determined by R7 and the collector supply 
Vslew; V slew varies with temperature, thus adjusting the select 
current to that required for optimum stack operation at the 
operating temperature. 
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The following are electrical parameters for the Current 
Drivers: 
Operating temperature -15°C to +55°C 
Address and data inputs: True level Zv minimum 
False 
level 0. 22v maximum 
Timing inputs: True level 5. 85 +0. 15v 
False level 0. lv maximum 
Output: Load current 135ma maximum 
@-15'C 
84ma minimum 
@+55°C
 
Input noise rejection 0. 25v minimum 
Turn-on time (See Figure 0.75 microseconds 
4.5-2) maximum 
Turn-off time (See Figure 4 microseconds 
4.5-2) maximum 
Discharge time (See 3.8 microseconds 
Figure 4.5-2) maximum 
4.6 Gate Switch 
The schematic diagram of the Gate Switch is shown in Figure 
4.6-1. The Gate Switches are two stage saturating drivers 
used to gate the timing signals to the Current Drivers and 
Switches. 
The following are operating characteristics of the Gate 
Switches: 
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4.7 
Operating Temperature -15 0 C to +55°C 
Input: True level Zv minimum 
False level 0. ZZv maximum 
Output: Load current 4ma maximum 
Output "voltage with full 
load 5.85 ±0.15V 
Load capacitance loig maximum 
Input noise rejection 0. 25V minimum 
Turn-on time (See Figure 0.3 microseconds 
4. 6-2) maximum 
Turn-off time (See Figure 1.5 microseconds 
4. 6-2) 	 maximum 
Read Timing Circuit 
The Read Timing Circuit (Figure 4. 7-1) is used to provide 
the timing signals for the memory read cycle. 
A Read Command, sensed at the Timing Circuit input, turns 
on the Current Switches through the Gate Switch whose input 
is T3. The Selected X Read drivers are turned on through 
Gate Switch T4 and after a delay of 2. 5 microseconds ±0. 36 
microseconds. The selected Y Current drivers are enabled 
by the T5 gate switch. The X and Y driver on-times are 
limited by the X and Y 	driver one-shots. 
The following are electrical characteristics for the Read 
Timing Circuit: 
Operating temperature 	 -150G "to +55°C 
Read Command Input: 	True level 2v minimum 
False level 0. 22v maximum 
Pulse width 1 i"LZ microseconds 
@ 50% pts 
Rise time I microsecond 
maximum 
Z15
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Figure 4.7-1 
Diagram 
Fall time 	 I microsecond 
maximum 
Rep rate 	 512 hz maximum 
T 3 Output: Connected to T3 Gate Switch (Switches) 
Specifications same as Read Command 
T4 Output: Connected to T4 Gate Switch (X Drivers) 
True level 6v +-60 mv 
False- level 0. 3v maximum 
Pulse width @ 50% pts 	 7.6 microseconds 
minimum/9. 9 micro­
seconds maximum 
T 5 Output: 	Connected to T5 Gate Switch (Y Drivers) and 
strobe delay circuit 
True level 6 v +:60my 
False level 0. 3v maximum 
Turn -on delay from T 4 	 2.14 microseconds 
minimum ­
2.86 microseconds 
maximum 
Pulse width @ 50% pts 7.7 microseconds 
maximum 
5.3 microseconds
 
minimum 
4. 8 Write Timing 	Circuit 
The Write Timing Circuits (Figure 4. 8-1) are used to provide 
the timing signals for the memory write cycle. 
The input signal (Write Command) turns on the Current Switches 
through Gate Switch TI. 	 After a 1. 19 pLsec +0.63 psec delay, 
the Current Drivers are 	enabled by timing signal TZ. 
217 
Command 
+6v 
1 
20K 
-ZN369A 
R3 
6. 8K 
Write l/s 
+3V +3V +6V' 
77c 7. 5K 4. 3K 
pP 4Tt 
cz RI 
2Gate 
To T? 
Switch 
pp - l RZ 
To TI 
Gate Switch 
Write Timing Circuit Schematic Diagram
 
Figure 4.8-1
 
218
 
The Write one-shot limits the Write driver ON-time to 9.9 
isec maximum. 
The following are -electrical characteristics of the Write 
Timing circuit: 
Operating temperature -15 0 C +55 0 C 
Write command input: True level Zv minimum 
" False level 0. 22v maximum 
Pulse width 11 ±2 microseconds 
@ 50% pts 
Rise time I microsecond 
maximum 
Fall time' I microsecond 
maximum 
Rep rate Z0 KC maximum 
T1 Output: 	Connected to T Gate Switch (Switches) 
Specifications same as Write Command 
T 2 Output: 	 Connected to T Gate Switch (Drivers) 
True level 6v _60 mv 
False level 0. 3v maximum 
Pulse width @ 50% pts 7.6 microseconds 
Minimum 
9. 9 microseconds 
maximum 
Turn-on delay from T 1 0.56 microseconds 
minimum 
1.8Z'microseconds
 
maximum 
Sense Amplifier 
The Sense Amplifier (Figure 4. 9-1) is used to amplify the out­
put signal from the core-plane. 
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The circuit is a two-stage differential amplifier. The first 
stage uses matched transistors to minimize offset and provide 
bias stability. To stabilize the d-c operating point and a-c 
gain, feedback is used from the collector of the second stage 
to the emitter ofthe first stage. The bipolar output from the 
amplifier is rectified by diodes D and D2 . The rectified 
signal referenbed to the clipping level is fed to the discrimi­
nator circuitry through na emitter follower. The emitter 
follower is used to provide isolation and prevent loading of 
the amplifier. The amplified signal is a-c coupled to the 
rectifier to prevent any d-c drift from appearing as a signal. 
The following are electrical characteristics of the sense ampli­
fier: 
Gain 	 100 minimum 
Gain stability :9. 5% 
,Dynamic range 3. 5v minimum 
High frequency cutoff 1 MHz minimum 
Transient recovery time 0.6 microseconds maximum 
Input from sense line: 
Signal 30 mv minimum 
1. 5 - 3.0 microseconds 
duration 
Noise 20 mv maximum 
0.5 microseconds duration 
4. 	10 Strobe Delay and Date One-Shot 
See Figure 4. 10-1 for the schematic diagram. The Strobe 
-Delay and Data One-Shot circuit is the final data-output stage. 
The Read Timing and T5 timing input signals strobe the Sense 
Amplifier output to trigger the output one-shot (Refer to.Figure 
3.3.1-5, Read Cycle Timing Diagram). 
ZZ1
 
The emitter of'Q1 is normally below +3 volts, preventing the 
input transistor of the Data One-Shot (Q.)from triggering on 
a noise output from the Sense Amplifier, which is clamped to 
the emitter of Q1 by CRZ and CR5. 
When T5 goes high,, the Real timing signal is High and CRI is 
reverse-biased. The emitter of Q1 starts to rise as Cl is 
charged and the output of the Sense Amplifier moves up. The 
emitter of QI rises at such a rate that QZ cannot become for­
ward biased for 0.9 - 1.1 microseconds after T5 comes true. 
When a core storing a "I" is read out, the amplified signal 
referenced to the clipping level is high enough in amplitude and 
long enough in duration to allow the Sense Amplifier output to 
rise above the threshold -voltage of 02 and trigger the output 
one-shot. The output one-shot limits the duration of the data 
output signal. 
- The following are electrical characteristics of the Strobe-
Delay and Data One-Shot: 
Operating temperature -15°C to +55°C 
Input 1: From Read Timing
 
T5 input: From T5 Gate Switch
 
Sense Amp input: From Sense Amplifier output
 
Frame Driver inpt: From Frame Driver 
Date Output: Load 3.9K to ground 
300gL±f to ground 
True level lOv :-lv 
False level 0. Zv maximum 
Rise time 0.5 microseconds 
- maximum 
Fall time 3 microseconds 
maximum 
Pulse width @ 50% 7 ±3 microseconds 
pts
 
Z22
 
4.11 	 Frame ID Driver 
The Frame ID Driver, shown in Figure 4. 11-1, is used to 
transmit frame information'through the output one-shot. 
The following are electrical characteristics of the Frame ID' 
Driver: 
Operating temperature 	 -.15 0 C +550C 
Input: 	 True level Zv minimum 
False level 0. 22v maximum 
Pulse width @ 55% pts . 4 microseconds 
minimum 
8 microseconds 
maximum 
Output: 	Load Drives data one-shot 
Turn-on delay 	 0. 34 microseconds 
minimum 
1. 04 microseconds 
maximum 
.4. IZ 	 Ion DC Amplifier 
Refer to Figure 4. 12-1 for the Ion DC Amplifier schematic. 
The Ion DC amplifier is a three stage differential amplifier., 
The amplifier amplifies the error signal which is the difference 
between the input ramp voltage and the ion feedback network 
voltage. The amplifier has a gain of approximately 3. 3. 
A high 	input impedance is achieved by the use of an FET dif­
ferential input stage. The gain of the amplifier is a function 
of the feedback elements and is determined by the following 
ratio: 
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R 17 x R 18 
Rf + RI 6 R1 7 + R18 RI8 = select resistor in 
f . R1 7 xR 1 8  R6 + parallel with R 1 7 
R16 R7+R 11I7 +}18 
The offset compensation of the FET stage is 
means of select resistors R and RI4. 
4.13 High Voltage Power Supply 
4.13.1 Chopper 
accomplished by 
The chopper converts the d-c from the d-c amplifier into an 
a-c signal. The output of the choppers is a 5KHz square wave. 
'The-chopper can be cut off with = signal and the HVZ signal. 
The output of the chopper is fed into a transformer which steps 
up the voltage from the chopper. See schematic, Figure 4.13.1 
-i. 
In normal operation, transistors Q2 and Q4 are switched ON and 
OFF due to the 3. 3 VAC applied to their respective bases, 
allowing current to flow through the primary winding of trans­
former T 1 and inducing a voltage in the secondary. This voltage 
is stepped up by a ratio of 7. 8 to i. Transistors Q1 and Q3 are 
being held OFF during this time, since CR 1 is reverse biased. 
When = changes state, CR becomes forward biased, turning 
ON transistors Q1 and 03 and turning OFF 0z and Q4$ regard­
less of the state of the complimentary signals 3.3 VAC and= 
4.13. 	Z Doubler Gate and Doubler Chain 
See Figure 4.13. 2-1 for the schematic diagram. 
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During Ion mode, transistors Q4 and Q. are turned ON. The 
Doubler circuit operates by charging CZ0, during one half 
cycle, through CR27 to the transformer peak potential. During 
the next half cycle, C19 through GZ6 are charged to the potential 
determined 	by that across CZ0 and the transformer in series. 
An eight-fold multiplication is provided in this matter to produce 
+VA. -VA 	is produced by charging C21 through CRZ8 and C22 
through CRZ9, and so on. 
During the Electron mode Q4 and 05 are turned OFF thereby 
disabling the doubler circuits. 
4. 	13. 3 Dump Circuitry 
Refer to schematic, Figure 4.13.Z-l. 
The doubler chain is discharged by the Dump circuitry. The 
operation of the Dump circuit is as follows: On receipt of a 
signal from HVP' or HVZ', the Dump gate turns on the Trickle 
Dump circuit. A delay is provided such that the Dump and Re­
versal circuit does not turn on. The Trickle dump circuit 
causes a slow exponential discharge of the doublers. Dump 
switch 8 will discharge doubler No. 8. After doubler No. 8 is 
discharged, dump switch 7 will cause doubler No. 7 to dis­
charge; this action is repeated until doubler No. 1 is discharged. 
Approximately 250 milliseconds after the dump gate has turned 
on, the dump and reversal circuit will cause (1) speed up of 
dumping(Z) a -150 volts to appear at the input to the +VA 
coupler and +150 volts to appear at the input to the -VA coupler. 
With HVZ' and HVP' applied to the cathode of CR67 and CR68, 
these diodes become forward biased and start conducting; with 
R74 and R75 as a divider network, the voltage at the base of 
transistor Qz6 is about 3 volts. At this time transistor Q26 is 
turned ON, turning ON transistors Q2z' QZ7' and QZ5, Q23 and 
Q24 turn ON with a time delay T equal to R70 C46. 
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When Q3ZZ turns ON, the sequential turn-on of transistors Q313 
through Q6 occurs. By this time, QZ3 turns ON and its collector 
potential rises to approximately -150 volts. This voltage appears 
at the collector of Q6 and is attenuated by the resistors R43, R44 
and R45. At the same time the +150 volts applied to resistors 
RZl and RZZ is attenuated and is applied to +VA through CR58. 
This voltage is about +100 millivolts. Similarly, Q25 starts the 
sequential turn-on of transistors Q14 through QZ "2 A potential 
of +150 volts appears at the collector of Q21 and is attenuated by 
resistor RZ6, R27 and R28. ' At the same time Q3 turns ON and 
a negative potential of about -4 volts is applied to -VA through 
CR8. 
When HVZ' and HVP' change state; CR67 and CR68 become re­
verse biased and transistor QZ6 is in the OFF condition, holding 
all other transistors in the dump circuit OFF. 
4. 14 Low Voltage Power Supply 
4.14.1 Pre-regulator 
Refer to Figure 4. 14. 1-1 for the schematic diagram of the Low 
Voltage Power Supply Pre-regulator. 
The Pre-regulator consists of a series voltage regulator that 
provides a stable operating voltage to the chopper, ensuring 
reliable operation. CR3, a zener diode, provides the reference 
voltage to Q3 a differential amplifier. 03 drives transistors 
(3 and Q The voltage divider network R 1 0 and R 1 1 is selected 
to set the output voltage to 23.5 volts d-c. The collector voltage 
supply, +34 volts, for Q01 and Q is provided by an isolated 
source which is higher than that of Q04' 
The higher potential allows 0 4 to operate at a low collector volt­
age which minimizes power loss. 
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In order to stay within the spacecraft's turn-on surge current 
requirements, the inductors L, and L 2 are introduced into the 
circuit. 
4.14.Z Chopper
 
The function of the Chopper is to convert the +Z3. 5Vdc output 
from the Pre-regulator into a 5KHz square wave. 
See Figure 4. 12. Z-1 for the Chopper schematic diagram. 
Upon turn-on, +23. 5 volts is applied to the emitter of Q1 and 
pin 5 of T 2 . Since the circuit has been OFF, there is no volt­
age across C, hence Q turns ON and drives current into the 
base of Q01 turning Q2 ON. Q saturates and holds pin 4 of T 2 
at about ground potential while.pin 6 of T 2 rises to 47 volts. 
This 47 volts inducesa voltage equivalent to 
47
= Z3.5 volts 
between pins l and 3 of TZ, or 
23.5= 11. 75 volts 
from center tap, pin Z to either pins I and 3. Since the center 
tap is held to a fixed potential, 23.5 volts, the total rectified 
voltage is now 
23.5 + 11. 75 = 34. Z5 volts 
This voltage, applied to the divider network formed by R2 and 
R3, charges the capacitor Cl to about Z5 volts which is applied 
to the base of Q1 and turns it OFF. This process insures a 
"sure-start" of the chopper circuit. 
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Low Voltage Power Supply Chopper, 
Schematic Diagram
Figure 4. 14.2-1 
The +47 volts appearing across pins 4 and 6 of T are coupled 
via R4 and R5 to pins I and Z of T1 (the feedback winding). This 
voltage induces a potential at pins 3 and 5 such that the polar­
ities at pin 1 and 5 are the same and the polarities of pins 1 and 
3 are reversed. The induced voltage turns ON Q 3 and turns OFF 
QZ" This removes the short to ground at pin 4 of T., causing 
the voltage at pin 4 to rise towards +23. 5 volts and the voltage 
at pin 6 of T2 to drop towards +23. 5 volts. This couples a step 
voltage to the feedback winding of T 1 of such polarity that Q3 
cuts OFF and Q turns ON. QZ goes into saturation and the cycle 
continues. The frequency of oscillation is regulated closely by 
R4 and R5. A select resistor R9 in parallel with R4 acts as a 
fine tuning resistor. 
4.14.3 	 Post-regulators 
The Post-regulators each consist of a series voltage regulator 
providing stable operating voltages to the system. They are 
similar in operation to the Pre-regulator (see Section 4.14. 1). 
The following figures show the indicated post-regulator sche­
matics: 
Figure Post-regulator 
4.14.3-1 + 6v 
4.14.3-2 - 6v 
4.14.3-3 +lv 
4.14.3-4 +15v 
4.14.3-5 -25v 
4.14.4 	 Filament Power Supply 
The input to the Filament Power Supply is the 3.3 VAC generated 
by the Low Voltage Power Supply. See Figure 4.14.4-1 for the 
schematic diagram. 
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Synchronous rectifiers are used for greater efficiency and lower 
power dissipation. The three outputs are each 0. 625 volts. 
The operation of the Synchronous Rectifier is as follows: 
When 3.3 VAC is present at pin I of T1 , pin 4 goes negative 
and pin 6 goes positive. This in effect makes the base of QI 
positive with respect to its emitter; therefore, QI saturates. 
Q2 is- kept OFF because its emitter is positive with respect to 
its base. Current flows from pin 5 of T I through the filter and 
back to pin 4 through Q V" In the next cycle, the reverse occurs 
and current flows from pin 5 of T 1 through the filter and up to 
pin 6 through QZ. The operation is similar for the other two 
rectifier sections. 
4. 	15 Reliability Analysis 
A Reliability Analysis report for the ARC Plasma Probe can be 
found in Appendix F. 
5.0 	 NEW TECHNOLOGY 
5. 	 1 Reporting Organization: Time-Zero Corporation, 3530 Torrance 
Boulevard, Torrance, California 90503. 
5.2 	 Contract Number NAS 2-3374. 
A "Reportable Item" is any innovation, invention, improvement 
or discovery conceived or first reduced to practice in performing 
work under the above identified NASA contract and includes (but 
is not limited to) any new or improved product, device, material, 
process or 	method and should be promptly reported to the Con­
tractor's New Technology Representative. 
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The questions below are not intended to limit information re­
garding the Reportable Items; however, it must be complete 
enough for others to fully understand the disclosures and its 
implications and possible applications. 
5.3 Title of Disclosure: Wide Dynamic Range Logarithmic Pulse 
Width 	Modulator for an Electrometer Amplifier Application. 
5.4 Brief (Abstract) Description: A low power Logarithmic Pulse 
Width 	Modulator, (LPWM) was developed into flight hardware 
for the Pioneer 8 and 9 Plasma Probe instruments. This 
LPWM converted the analog output of an electrometer ampli­
fier whose output ranged from 3.3 mv to ZZ volts. An addi­
tional complexity was required to compensate for the piecewise 
linear compression of the electrometer amplifier which was 
necessitated by its dynamic range of 5 orders of magnitude 
(10 - to 10 - 9 amps). This amplifier was reported as a New 
Technology item in NASA TECH Brief 67-10199. 
5. 5 Description (Attach sheets as required) 
A. Give complete information in the following order: 
(i) 	 General purpose of the item. 
(2) 	 Improvement and/or advantages over prior 
methods, materials, or devices. 
(3) 	 Detailed description including as applicable
the explanation of the principle of operation: 
details of the preparation of the process and/ 
or materials; technical data, drawings, and 
sketches. These should be included as required 
to fully describe the Item. Include reference 
drawings, specifications, technical reports, test 
reports, and other teohnical information which 
will be useful in the evaluation of the Disclosure. 
(If a document containing excerpts of the re­
quested description exists, it may be attached 
to meet this requirement). 
(4) 	 Features of the Item believed to be new. 
(5) 	 Additional information to more fully describe Item', 
(6) 	 Does the contractor intend to file a patent appli­
cation? 
Yes X No TBD 
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13. 	 ldcntify any prcvious puh)ication of IJho Disclosure,
 
None X See attached sheet
 
C. 	 List publications pertaining to this Item and where they may be 
obtained. 
None 	 Final Engr. Report for NAS 2-3374. 
5. 	 6. Applications: Include possible industrial and other non-aurospace uses. 
Identify specific industries, processes, or products in which the 
Reportable Item might find application or to which it might be related. 
The LPWM4 	could find application where A/D conversion of wide 
range analog signals is required for data-logging or transmission 
particularly where power is at a premium, e. g. in unattended oceanography 
instrumentation. 
5. 7. 	 What are possible extensions of this Item: This design could be extended 
to onerate over wider inout dynamic ranges and could also be extended to 
reliable conversions of greater than seven bits.
5. 8. Degree 	of Development. Check applicable stage: 
Concept only Development completec. available 
X Limited production Other-Remarks 
5.9. 	 Technological significance: In relation to the present state of technology,
 
this Reportable Item is considered to be a:
 
Major improvement Substantial advance in the art
 
Design improvement X
 
5.10. 	 Optional-Publication of Reportable Items 
It- appears at*this tim e that publication of this repo rtible item: 
a. X 	 would be of value to the Aerospace Industry 
b. 	 X would be of value outside the Aerospace Industry. If so, 
one or more of the following are recommended: 
(1) -a 	 multiple-page Contractor Report 
(Z) a 	brief draft of a scientific Journal Announcement 
(3) 	 X a brief announcement (NASA Tech Brief) for republication 
on a technical or trade publication 
C. publication is not warranted at this stage of developinent. 
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5.11. Innovator's Name(s) 
Signature Ab& \%0Jtt bate , 70 
Type or print name Norm Katz Dean Aalami 
5. 1Z. Technical Suevisor of Innovator(s) .7 
Signature 4,,h-t,a1 Y. Date /7t 
Type or print name Robert Kobavashi 
5.13. Contractor's Technology Utilization Representative 
Signature - ),(.-b},. , Date /,/y, 
Type or print name W. Sandstrom 
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5.5. 	A. (1) The purpose of the LPWM is to convert current impinging upon 
a target of a Solar Plasma measuring instrument into a digital 
signal suitable for data processing and transmission over the 
Pioneer spacecraft telemetry system. Only seven bits of data 
were available for this measurement which necessitated the 
logarithmic conversion since the input current had a dynamic 
range of five orders of magnitude (10-14 to 10 - 9 amps). In 
addition, the LPWM was designed for both positive and negative 
inputs since both the ions and electrons in the Solar Plasma 
were analyzed by the instrument. 
5.5. A. (Z) The system described was an improvement over previously 
developed systems since it enabled (together with the asso­
ciated electrometer amplifier) accurate measurements of 
both positive and negative currents over a wider dynamic range 
than previously practical. This was accomplished with a 
minimal cost in power and weight. 
5.5. A. (3) 	 (See page following) 
5.5. A, (4) The features believed to be new include the low power, the wide 
dynamic range and the capability of unfolding the compression 
of the input analog signal. 
5.5.A. (5) 	 None. 
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5.S. A. 	(3) 
A simplified block diagram of the system, incorporating the LPWM,' 
is shown in Fig 5.5-i. .A quadrispherical electrostatic analyzer 
performs an energy analysis of the Solar Plasma with the accepted 
particles being focused upon a target. The current on the target is 
detected by an electrometer amplifier which is capable of n- asuring 
ion currents from l0- 14 a to 10- 9 a and electron currents from 10-1 4 a 
to 10- 1 0 a. The gain of this amplifier is piecewise linear by allowing 
the feedback factor to change at an output level determined by precision 
zoner diodes. This gain is: 
33 x10 1 0 (la) 	 -eo = i i for ii<2.1 x 10 - 1 la 
(Ib) 	 -eo = 6.9+ 1.5 x1010 (i - 2.1 x 10-i1) for 
ii>2.1 x 10- 1 1 a 
The useful output of the electrometer, therefore, varies from about 
3 x 10- 3 volts to 22 volts. 
The output from the LPWM gates 82 KHz clock signals in the Digital 
Comparator to enable peak measurements to be performed. The output 
of the comparator, which is a relatively straightforward logic design, 
is a seven bit digital word which is transferred into an intermediate 
buffer storage with selected data finally shifted to a magnetic core 
memory for subsequent transmission over the spacecraft telemetry 
link. 
Fig 5.5-2 shows a simplified block diagram of the LPWM. It consists 
of a three stage attenuator, a high gain stable comparator, a three-step 
reference voltage generator, and a programmer whichlogarithnuc 
provides the required control and clock signals. As indicated, separate 
1,IWM', are incorporated for negative and positive input signals. 
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5.A. (3) (continued) 
These are virtually identical in operation so further discussions will 
only refer to the positive L PWM. 
Fig 5.5-3 shows a simplified schematic of the attenuator together with 
the input control signals. Prior to the start of a sample command 
(each 4 milliseconds) the control signal, E 3 , is zero which causes 
Q4 to conduct. E l and EZ keep Q1, Qz and Qj off generating a 
maximum attenuation of 15. This protects the comparator at all 
times between samples. During the first 42 of the total of 128 clock 
periods of the sample command, the attenuator remains in this state. 
From clock pulses 43 through 84, E Z causes 03 to conduct while Q, 
QZ, and Q4 are off. The attenuation factor during this period is 7. 
During clock pulses 84 through IZ8, Q1 and QZ conduct while Q3 and 
Q4 are off for a minimum attenuation of 1. 5. The function of Q2 is to 
increase the accuracy when minimum inpul signals are being converted. 
Simultaneous with the different attenuator states, the Reference 
Generator shown in Figure 4 generates three consecutive exponential 
reference levels. During the first state, QI, operated in the inverted 
mode, is turned off, allowing the +6 volts from Elto generate a pedestal 
across R 6 . This pedestal compensates for the breakpoint voltage from 
the electrometer and has a value of approximately 6.8/15 = 0.45 v. 
At the same timne, CZ causes the E l input to be differentiated generating 
a waveform shown inFig5. 5-4. During the second and third states, no 
DC pedestal is generated since Q, is on, therefore only the proper level 
of exponential reference exists at the output. The output waveform 
shown is drawn approximately to scale. 
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5. A. (3) (continued) 
The attenuator and reference outputs are applied to the comparator shown 
in Fig 5. 5-5. This comparator has a nominal gain of 105 and will not be 
explained in detail since it is very straightforward in design. 
The LPWM described in the above was successfully flown as part of 
the Plasma instrument on Pioneers 8 aid 9 and has proved to be very 
accurate and reliable. 
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POSITIVE COMPARATOR SCHEMATIC, SIMPLIFIED 
6.0 	 MECHANICAL AND THERMAL DESIGN 
The Pioneer C, D & E Plasma Probe experiment instrument, 
specified and monitored by Ames Research Centerywas designed 
and manufactured by Marshall Laboratories (now Time-Zero 
Corp.) in econformance with Ames' procurement specification 
A10202. Mechanical aspects of the instrument's analysis, 
design, fabrication and testing are discussed in the following 
paragraphs.
 
6.1 	 Optics Assembly Design 
The Plasma Probe is an electrostatic, mass per unit charge, 
particle spectrometer. 
The Plasma Probe assembly drawing is shown in Figure 6.1-1, 
Instrument, Final Assembly, ARC Plasma Probe. The Master 
drawing list is presented in Appendix B. 
Mechanically the instrument consists of: 
Amplifier and Optics Assembly 
Power Supply Assembly 
Logic Assembly 
Buffer Storage Assembly 
Housing and Covers 
Connectors and Associated Wiring 
Miscellaneous Hardware, Terminal Boards, and 
Modules 
The instrument is supplied with a custom carrying case. 
The amplifier and optics photo is shown in Figure 6. 1-2, assembly 
drawing is shown in Figure 6.1-3. This figure shows the optics 
elements attached to a lexan face plate which in turn attaches to 
a metallic face plate. 
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Figure 6. 1-2. Amplifier and Optics Assembly 
The amplifier attaches, to the metallic face plate. The ampli­
fier and optics assembly is screwed to the instrument housirig 
by fifteen 4-40 screws through the metallic faceplate. 
In operation, only those particles whose mass to energy ratio 
corresponds to the an&,yzer plate spacing and curvature and to 
the applied voltage will be admitted to the electrometer ampli­
fier input target. The trajectory of the accepted particles 
passes through the entrance aperture in the metallic face plate,' 
then between the concentric, spherical analyzer plates, through 
the drift tube grid, and suppression grid to the amplifier input 
target. Three targets ,correlate the direction of particle 
approach.
 
The targets are shown in Figure 6.1-4 as items 11, IZ and 13. 
They are mounted on lexan target supports, items 17, 18 and 19 
and enclosed on the sides and bottom by the target insulator 
guard items 14, 15 and 16 in the figure. 
Extreme care was required in the preparation of the target sup­
ports. Only a minute charge leakage from the target could be 
tolerated. The target support had to be extremely clean and 
free from contamination. 
Item 15 of the Figure 6. 1-4, the target insulator guard, was kept 
at a potential which minimized capacitive effect of the target to 
any ground point. 
The three driven shield assemblies items 38, 39 and 40 each 
consist of a frame member item 19 or 20 supporting a tungsten 
wire knit mesh item 37 in Figure 6.1-4. The wire mesh is 
bonded to the frame with conductive epoxy. The edges of the 
mesh are laced with a single wire to prevent unraveling. 
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The driven shield assembly supports the high transmission 
tungsten wire mesh grid approximately one centimeter above 
each target. Voltage is applied to the driven shields to mini­
mize secondary electron emission. 
The ground vane, item 5 of Figure 6.1-3, consists of a magne­
sium frame which is maintained at ground potential. The frame 
is configured so that it surrounds the sides of the driven shields 
and target assemblies. By interposing the frame elements at 
ground potential, the individual detectors are isolated from 
each other. 
The drift tube assembly, item 26 of Figure 6. 1-3 consists of a 
frame supporting a tungsten wire mesh and is attached to the 
lexan face plate. The open wire mesh is thus interposted between 
the exit of the analyzer plates and the driven shield mesh above 
the targets. The drift tube is biased to +40 volts to shield the 
target area from stray particles. 
The analyzer plates, 'items 7 and 8 of *Figure6.1-3 are also shown 
in the photos, Figures 6. 1-5 and 6. 1-6. The plates are mounted 
concentrically to the lexan face plate. The mean radius of the 
plates is about 9. 5 centimeters; the spacing is about 0.5 centi­
meters. The plates are. .020 tb. 005 inches thick. The particle 
path length is 120 of arc. The plate length perpendicular to 
particle path is 180 of arc. Platinum Black surface finish pre­
vents passage of photons to the target area. 
Wall thicknesses are: drift tube assembly, . OZ5 inches; driven 
shield and target insulator guard . 020 inches; metallic faceplate 
.040 inches; Lexan faceplate .100 inches. 
Drift tube, target insulator guard, and faying surfaces of the 
metallic face plate and the area around the entrance aperture are 
gold plated. They are made of AZ31B Magnesium alloy. 
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Figure 6. 1-5. Analyzer Plate, 544804-1
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Figure 6. 1-6. Analyzer Plate, 544804-2
 
The magnesium housing fit the metallic face plate installed 
is shown in 	Figure 6.1-7. Each housing was machined from a 
170 pound magnesium alloy forging, ZK60. Typical wall consists 
of . 020 panels with .040 stiffener sections. Finish machining 
included electrical discharge operation. 
The mounting surface and surfaces under the covers are gold 
plated. The rest of the housing was covered with a flat black 
epoxy. base 	paint. 
6. 	z Electronic Packaging 
The basic mechanical and packaging design objectives of this 
program were to provide the following: 
1. 	 Components of the highest mechanical and electri­
cal integrity. 
2. 	 Units which are mechanically suitable for the 
expected environnrant. 
3. 	 Equipment with a high degree of built-in reliability 
and quality. 
4. 	 A packaging concept which allows for easy replace­
ment of subsystem elements. 
In fulfilling 	these basic requirements, Marshall Laboratories 
programmed the project with the philosophy of achieving maximum 
reliability with minimum weight and size by applying an extensive 
background and experience in designing and fabricating flight 
worthy aerospace instrumentation. 
The mechanical packages were constructed in such a manner that 
final checkout and calibration were accomplished with minimum 
effort. The most versatile packaging approach was a separate 
assembly for each subsystem thus allowing parallel efforts to be 
made 	during assembly, module test, final calibration and checkcout. 
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Fgure 6. 1- 7. Instrument Housing 
The system is such that it inherently subdivides into natural 
subsystem groupings thus allowing for this packaging approach. 
Analysis of the preliminary schematics indicated that the best 
method of module construction to be employed for the systen 
was discrete component welded cordwood modules-mounted and 
interconnected on a welded ribbon matrix. This packaging 
technique contributed to the reliability of the system as well as 
to the high packaging density and resulted in weight saving. 
Point-to-point discrete component welded modules utilize thin 
mylar wafers with components sandwiched between the layers 
of mylar. Interconnection of the components was made with 
welded non-magnetic Alloy 180 ribbon. The philosophy at Time-
Zero Corporation (Marshall Laboratories) is to use standard 
size modules for the program. This allows the program, based 
upon the circuit logic requirements, to establish a size of module 
which gives ease of fabrication and a size adaptable to the program 
requirements for reworkability and component replacement. 
To provide ease of fabrication the module is designed as an art 
work. . This art work provides all interconnection requirements 
of the components contained within the module. Upon completion, 
the art work is photographically reduced 10:1. Copies provide 
the mylar wafers used in the fabrication process. 
These modules usually contain from two to six transistors plus 
associated components which are sandwiched between two to four 
mylar wafers and interconnected by welding with aforementioned 
ribbon. These modules may be either digital or analog type cir­
cuits. 
265
 
The module may be designed one of two ways. One type sand­
wiches the components between the mylar wafers with the 
mylar wafers parallel to the exit pins. When this module is 
fabricated an epoxy board header is used to position the module 
exit pins. See Figure 6. Z-1. 
The second type of welded module positions the exit pins per­
pendicular to the mylar wafer. This method of discrete 
component module packaging does not require a header for pin 
alignment as the positioning mylar serves that function. See 
Figure 6. Z-Z. 
The module's exit pins are designed such that the same pin of 
every module is used for "power" (B+). The same principle is 
used for "ground". This provides quick orientation of the 
module and allows ease of the matrix mother board interconnec­
tion. Signal pins of the module are isolated with input signals 
positioned as far away as possible from output pins, subject only 
to the interconnection requirements and the module size. 
Wire (as opposed to .ribbon) is used for module exit pins and feed­
thrus required for circuit interconnection. Thin walled Teflon 
tubing is used to sleeve the feed-thrus to prevent internal short 
circuits. 
After fabrication and subsequent to electrical checkout, the 
module is conformally coated with a low iiscosity epoxy material 
to supply the module with rigidity and moisture protection. The 
close proximity of the interconnect layers adds to the rigidity of 
the module enabling it to withstand all expected environmental 
conditions. 
The module interconnect matrix is a family of interrelated 
elements utilized in the interconnection of modules and other 
individual electrical components comprising the electrical apsem­
bly. 
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The assembly consists of a hookup board, a positioning/support 
board, a matrix, and spacers. Upon assembly, the matrix con­
sists of a two-sided mylar interconnect sandwiched between the 
hookup and positioning/support board separated by spacers. All 
module interconnections are accomplished on a hookup board as 
shown in Figure 6.2-3. 
The matrix assembly is built using a 0. 007 inch thick mylar upon 
which alloy 180 wire is used to form the interconnection of the 
electrical subunits. All modules and circuit elements are con­
nected to the matrix as required by wires protruding through the 
matrix and welding upon the hookup board level. Interconnection 
of the subunits in this fashion allows the accessibility required 
for repair and troubleshooting of the assembly. 
Epoxy glass spacers, the thickness of the matrix wire, are bonded 
around the edge and each side of the mylar. A 0. 016 inch thick 
positioning/support board and a hookup board are then bonded to 
the matrix. The positioning/support board artwork shows the 
electronic elements' positions upon the matrix assembly and also 
supports them. The hookup board becomes the prime intercon­
nect layer serving as the guide for the alloy 180 ribbon inter­
connection of the circuit assembly elements. 
All circuit elements are interconnected on the hookup layer as a 
point-to-point welded module. If a circuit element requires 
replacement, the point-to-point interconnecting ribbon can be 
cut, the old element removed and replaced by a new element, and 
rewelded into the circuit on the interconnecting wafer. 
The matrix provides the means to buss voltage, ground and signal 
circuits. This results in dense circuit packaging and good volume 
efficiency. The matrix can be fabricated easily because all weld­
ing is accomplished before the circuit elements are installed. 
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The positioning board, matrix and hookup board are then 
assembled. The modules as circuit elements are then 
installed in the assembly and welded as one large point-to­
point module. All welds are open for complete accessibility 
even after being attached to a structural housing assembly. 
To provide electrical inputs as well as outputs, terminals 
are installed upon the positioning and/or hookup board as 
required. The required electrical signals are provided by 
free wiring from a connector installed upon the matrix housing. 
This interconnection of the signals to the matrix assembly is 
accomplished after the matrix has been bonded to the housing. 
The completed electronic matrix assembly is then conformal­
ly coated to provide insulation, moisture protection and rigid­
ity. The matrix assembly as fabricated at Time-Zero Corpo­
ration (Marshall Laboratories) becomes a structural load­
carrying member in addition to being a mounting board for 
modules and a device for making their interconnection. This 
is accomplished when the assembly is bonded into the machined 
support housing for the matrix assembly. 
Blivet housing frames on this experiment were designed as 
mechanical structures machined from solid blocks of magne­
sium (Alloy AZ31B--IZ4 per QQ-M-44A) to provide a high 
strength to weight ratio. All areas of the housings not contrj­
buting to the structural integrity of the completed instrument 
are either relieved or removed as applicable, based upon the 
particular requirements. The relieved areas are designed as 
thin (. 025 inch to .030 inch) webbed stress coupling membranes. 
These thin webs are capable of carrying loads after the matrices 
are installed in the housings. 
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6.3 
The major portion of the electronics assembly consists of 
three blivet assemblies and the amplifier. A photo of the 
power supply blivet is shown in Figure 6. 2-4, the logic 
blivet in Figure 6. 2-5, and the buffer storage blivet in Figure 
6.2-6. A drawing of the amplifier assembly is shown in 
Figure 6. 1-3. The Photo, Figure 6. 1-Z shows the amplifier 
housings. 
The Amplifier assemblies are enclosed in lexan housings. 
Shielding is provided by conductive epoxy coatings applied to 
both inside and outside. The inside coating is isolated from 
the outside. The wall thickness of the amplifier housings is 
. 040 inches. 
Environmental Testing 
Qualification tests were conducted to demonstate the ability 
of the design to meet all performance requirements for space 
flight. 
Results of the qualification tests performed on the ARC Plasma 
Probe Instrument verified that the experiment is capable of 
meeting these requirements. 
One significant problem arose as a result of qualification level 
vibration test and resulted in a minor redesign of the electro­
meter amplifier module. The problem consisted of the electro­
meter tubes' (Raytheon 8520) ability to withstand the amplified 
vibration at qualification levels. This was expressed in failures 
Nos 003, 004 and 005 as a direct result of the electrometer 
tubes. Structural integrity analysis and empirical testing of the 
problem areas resulted in the addition of soldering soft wires 
from the electrometer tubes and shock mounting them within a 
soft foam collar. These modifications proved satisfactory and 
were incorporated in the flight units. 
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Figure 6. 2-4. Power Supply Blivet 
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Figure 6. 2-5. Logic Blivet 
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Figure 6. 2-6. Buffer Storage Blivet 
6.4 
Flight Acceptance tests were conducted to assure that the 
instruments were equivalent to the qualified instrument and 
to provide a debugging burn-in which reduced possibility of 
infant mortality failures. These tests were designed to dis­
close undetected defects. 
A typical Flight Acceptance test is included in Appendix B 
and C. 
Results of the flight acceptance tests performed on the ARC 
Plasma Probe Instrument verified the experiment as being 
capable of meeting the flight requirements. 
Thermal and Structural analyses were made that apply to this 
program. Documentation of Shroud heating effects and struc­
tural analysis is contained in Appendix G and H. Environ­
mental tests verified the analyses. 
Mechanical and Thermal Interface 
The mechanical and thermal interface requirements are shown 
in the Mechanical and Thermal Interface drawing, Figure 
6.3-i. 
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7.0 	 GROUND SUPPORT EQUIPMENT (GSE) 
7. 1 	 Function 
The .primary function of the GSE is to 
(a) 	 provide all stimulus, timing signals, -and power supply 
potentials necessary to operate the flight hardware over 
its entire range of operation and for all modes of oper­
ation. 
(b) 	 provide a readout capability which is synchronized to 
the stimulation of the sensor for measuring and record­
ing system inputs, outputs, and performance parameters 
(c) 	 provide means for simulating that portion of the space­
craft electronics normally seen by the scientific instru­
ment
 
7. 2 	 Environmental Range of Operation 
The GSE is designed to operate continuously over a temperature 
range of 500F to 1000F, and a humidity range of 20% to 95%. 
7.3 	 Delivered Items 
(a) 	 Each GSE set consists of: 
1. 	 Simulator Unit/Demodulator Unit 
2. 	 Monitor and Control Unit 
3. 	 Meter Unit 
4. 	 Printer Unit 
5. 	 Current Probe Unit 
6. 	 Isobox 
(b) 	 One (1) breadboard GSE with one (1) set of 30 foot cables 
(delivered prior to start of prototype) 
(c) 	 Two (2) GSE sets delivered as follows: 
1. 	 GSE set number I delivered with one (1) set of 
30 foot cables and one (1)set of 6 foot cables. 
2. 	 GSE set number 2 delivered with one (1)set of 
30 foot cables. 
(d) 	 Drawings 
1. 	Functional block diagram 
Z. 	 Circuit schematics 
3. 	 Wiring diagrams 
4 . Logic diagrams 
278
 
(e) 	 Test Procedures 
1. Compatibility Test 
2. Functional Test 
3. Checkout Procedure 
4. Operating Procedure 
5. Calibration Procedure 
7.4 	 Performance Features 
The GSE has an operaiing life of 20, 000 hours with reasonable 
servicing and parts replacement and an overall possible life­
time of 10 years. 
The GSE is capable of continuous operation for 1, 000 hours 
within the anticipated ground environment, allowing for battery 
charging only. 
Like OSE components are interchangeable. The GSE is mounted 
in containers provided by NASA/ARC. 
Detailed design requirements are the same as for the Plasma 
Probe instrument with the following exceptions: 
(a) 	 Non-magnetic parts not required except for cable 
connectors at S/C end. 
(b) 	 Part screening not required. 
(c) 	 Use of preferred parts not mandatory. 
(d) 	 Electrical parts review not required. 
Breadboard GSE utilizes rack-mounting construction with plug­
in circuit cards. 
Electromagnetic Inteference requirements are observed per para­
graph 3. Z. of MIL-I-26600 (Class iB). For purposes of Plasma 
Probe this requirement is interpreted that all normal RFI pre­
cautions be taken in the design and the signature of the final equip­
ment shall be obtained. Where possible interference occurs 
between GSE and other instruments or spacecraft, an appropriate 
fix is installed to eliminate the interference. 
The equipment is designed for simplicity of operation with a 
minimum of panel controls. 
System chassis grounds, signal return, and power return lines 
are tied to GSE chassis ground at a single point within the GSE. 
Digital data is decoded for readout on a NIXIE tube display and 
on a high speed printer. Controls permit selection of individual 
words or sequences of words in addition to all words printed out. 
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7.5 Interface 
7.5.1 System Inputs Provided by GSE 
Nomenclature Signal Description 
AmplitudeOn Off 
(+Volts DC) 
Duration(50-50%) 
[Is 
Risetime(10-9070) 
pLs Z Source Z Loz 
16. 384 KHz Clock Pulse train 16. 384 KHz 1l:E2 0&- 2: .0.5 <1 6. &K/.001iif 3K 
Bit Shift Pulse Pulse generated at bit 
rate in groups of 6 
pulses followed by a 
missing pulse 111:2 0+1 10±3.5 <1 6. 8Kktoo0i uf 3K 
16 Hz Clock Pulse train w/16 pps 
repetition rate 11 2 0hl 10+3.5 <1 6.8K//001 uf 3K 
Word Gate Gate to instrument up 
for DTU words 8 thru 
16 for each frame 9 
1 
±2 0±1 
Bit Rate 
Depend. <50 6.8KI/.001 uf 3K 
DTU (Digital Tele-
metry Unit) Status 
BR 512 
BR 256 Separate 
BR 64 Lines 
DCSM 9 
1 
:-2 0hl 
Duration 
of Cond. <10 21MD[ 20 K 
Command Pulse In-Flight Calib. 10±2 0*1 10+2 <1 -k.K//.00l uf 3K 
Suppress Cmd 10±2 0±1 10±2 <1 3K 
Amplitude Duration Risetime 
Nomenclature Signal Description On Off ,(50-50%) (10-90%) Z Source Z Load 
(+ Volts DC) __s [ts 
Sun Pulse One pulse/sc rev. 
Range 40-80 ppm. 10. 5±2 0±1 12.5±6 1 6. 8K//001 uf 3K 
Input Power + 28V DC Noa 
3. 5 watts cap. 
Range 25-35'Y IC 
I limit @ 200 ma. 
Probe Stimulus 0-24V DC ramp 
pulse input 57rn sec 
duration, variable 
and selectable over 
sun pulse cycle. 0-24±1 0:-5 57ms t: 6 
7.5.2 System Outputs Processed by GSE 
Instrument interface circuits drive a 30 foot cable. 
(Specs listed not required for 30 foot cable) 
(a) 	 Digital.Data - Series of pulses +10:ElV DC 3-13 is 
synched to within across 3. 9K duration 
10 [ts of shift 
pulses ,9us ljs 
(b) Analog Data -	 Sub-Com 2(temp) 0 to 3V DC 
(c) 	 All voltages measured to within tO. 17%by Data Monitor 
Meter. 
-(d) 	 Test points provided for monitoring all spacecraft and 
test connector pins. 
7.6 Functional 	Description 
7.6.1 Simulator Unit (Figure 7.6. 1-1) 
7.6.1.1 Sun Scan Pulse 	 TPZ 
40 - 81 n ht Die 
ppm 60pprn 
~10 Ls 
1IZv 
40 - 80 pprn
• 	 T r = .Si sec 
80 Tr 5sec Sun Scan Pulse 
40- =.f 2 p"ec 
The oscillator employs NPN-PNP transistor compensation 
in order to minimize drift due to junction temperature 
variations. The front panel frequency control dial is cali­
brated and accurate to ±i. 0 pulse per minute at any setting. 
Output pulses are shaped and amplified by a one shot M. V. 
and driver combination. 
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Figure 7.6.1-1. Simulator Unit 
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7.6. 1.2 Commands 
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TP4 
;uppress/Unsuppress t [ l0isec 
Single Pulse
 
Figure 7.6.1-2 Ground Commands 
Each front panel push switch activates a: one shot M. V. for 
a, single pulse output each time the button is depressed. Drivers 
are used to amplify the output pulse as illustrated. 
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7. 6. 1. 3 Mode Select 
cps "-- 32 ° -4 
Osc. 
12561
 
512 bps 
TP6 
_ + 256 bps 
4v 64 bps 
16 bps 
8 bps 
ON E+9Level to instr. 
in BRSl2, BR64 
0 
-BRZ56, and/or 
DCSM as selected. 
OFF ­
" I Figur6 7.6. 1- Mode Select 
A temperature-compensated oscillator provides an output of 
16, 384 Hz _-30 Hz. This output is counted down in a flip-flop 
counter chain to achieve the required 512, 256, 64, 16 and 8 
bits per second operating modes. The pulses are used 
internally within the GSE to drive other interface signals 
and gated levels are sent to the instrument as commands for 
the 512, 256, 64 or Duty Cycle Storage modes. 
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7.6. .4 Word Gate Logic 
DTU Word Puls( 5 BIT GTR 
OA 
QBQC + 12V 
QE 
Preset 
Clear F/F 
QA 
QB 
QC 
,QD 
QE 
+9V 
9 16 
Figure 7. 6.1-4 GSE Word Gate Logic 
E D C B A X 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
o 0 
0 1 
0 1 
0 1 
o0 
0 1 
0 1 
0 1 
0 1 
0 0 
0 1 
0 1 
1 0 
1 0 
1 1 
1 1 
0 0 
00 
1 
1 1 
1 0 
1 0 
i 1 1 
il0l 
1 1 
0 2 
1 3 
0 4 
1 5 
0 6 
1 7 
8 
1 9 
0 10 
11 
0 121 
1 1 
1 15 
l16 
The Word Gate logic circuitry 
provides a gate pulse to the 
instrument which starts at DfTU 
word 9 and ends following DTU 
word 16. Bit rate pulses are 
counted down to achieve a word 
count (Bit rate-{- 7). The words 
are counted down and decoded by
the logic shown above. A driver 
is used to amplify the pulse to 
the equired level. 
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7.6. 1.5 Power 
TP1 1 
ON 	 +23.5-34 
ON v d-c 
1-14 mna 
RECTCurrent 	 Series 
R egulato r O- ETLimitr 
OFF Fuse
 
28 	 115v­
60 cps ) +12- --
S40 	 ma
 
" - " 	 Reference K Regulato 
__ 34 
TP13 
VOLT.ADJ. 	 no + 6v d-c 
" IT 	 4ma 
Regulator] 
Figure 7.6. 1-5 GSE Power Supply 
Three regulated voltages are produced within the simulator: 
+28v d-c ± . 2v, 114 ma, adjustable from 23.5 to 34v 
+lZvd-c ± .3v, 40ma 
6+ v d-c . I v, 48 ma 
The regulated + 28v d-c is used as the instrument input power 
source and the + 12v and + 6 v are used to power GSE circuitry. 
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The'voltage control potentiometer is factory calibrated and all 
settings are accurate to ± 0. 1 volts. 
7.6.. 1. 6 Miscellaneous Outputs 
The following signals and pulses are generated within the 
simulator but do not have individual front panel controls or adjustments. 
16, 384. Hz Clock 
10 secTP7 
Ose. One Shot Driver -- ___ ] ID I2v 
16, 384 cps -h 32 cps 
Figure 7.6.1-6 GSE Pulse Generator 
Shift Pulses 
TP10ls 
;elected 
3it Rate 
From 1/5) NAND One Shot- Driverv 
Vord RateBit Rate) -1
t RGroups of 6
 
Pulses at
From 1/5) 
Selected Bit
 
Rate 
Figure 7.6, ,-7 GSE Shift Pulse Generator 
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7.6.6 . Print Cycle CajculaLtonn 
1 sec 7 bits 32 DTU Words51Z bits x Word x rame =.T436 Sec/Framr = 2.3 
= 2.3 Frames/ 
51Z bits 1.96 ms/bit
 
sec
 
1 sec 7 bits 8 DTU Words 109 sec/Werd Gate 
1Z bits or x Word Gate 
Frame Flux/HV Flux/Sector 
Print line = XX - X - XXX - XXX 
4 bits Z bits 7 bits 7 bits 
20 data bits/print line or 23 bit spaces/printline 
23 bits x 1. 96 ms/bit = 45 ms/print line 
Print Cycle is 50 ms t17 ms data acceptance + 33 ms ID] 
XX - X-XXX- XXd 
Print Sequence/Frame XXX - XXX 48databits 
XXX - XXX) 
Ist line = 20 bits 
Znd line = 14 bits 
3rd line 14 bits 
48 bits = 56 bit spaces = 109 m sec 
Dwell time between frames = 24 DTU Words x 7 bit/DTU Word 
xC 1 sec = 342 
Storage Requirements: Ist line = 18 m sec 
(From Timing Chart) 2nd line = 36 m sec 
3rd line = 54 m sec 
Minimum time for decode to BCD = 6 ms 
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............. /...t$$$ P/SC 
,'vs/re. cwreoi 'W/r 
1Y 
JN 
0-d 
Fgre 7. 6. 3-1. Monitor and Control Uni 
- - -
7. 6. 3 Monitor and Control Unit 
7. 6.3. 1 Input Data Encoding 
Figure 7.6.3-1 shows a phc 
- - - -
. 
-
nitor and Control Unit 
The heart of the monitor and control unit is the circuitry 
for encoding the input digital data words into the correct 
formats for Nixie tube display and printing. As illustrated 
by the data format described in the preceeding sections, the 
data words consist of varying length and format according to 
the frame ID and mode of operation. This data must be 
segregated according to content and encoded from a binary 
code to the BCD code required for the printer and Nixie display. 
Although the Franklin Printer selected for the application 
has a basic printing speed of 20 lines per second, it requires 
that data to be printed be held at the input for 17 milliseconds 
of the 50 millisecond cycle. Since data enters the GSE at a 
approximately 2 millisecond per bit at 512 BPS, some storage 
is required to avoid loss of data. 
The monitor decode section accepts data as received and provides 
storage only as required to prevent loss of data. It utilizes the 
fact that the data for the greater portion of the instrument ­
operation is seperable into 7 bit blocks and the fact that 14 bits of 
storage are required to complete sequential printing operations. 
The internal clock is derived from the instrument 16 KC clock to 
insure synch under all conditions and modes of operation. BCD 
encoding is accomplished by weighting the clock pulses and turning 
them on or off to the BCD counters according to the data. 
16 KC Clock Data / 7 b 
Z5ondit- u/ L_
 
Word Gate joner
 
Decode Gates 
CircuitEData 
Input 14 Bit ounter 
Shift Register EnablesShift Pulses Gate 
Bed 
Decode 48 
Frame Status Flux/HV 
Fluxl 
Sector 
Figure 7. 6.3-2 Input Data Encoding
 
Circuit
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For control of the NIXIE display, a circuit is used which encodes 
the Frame Identification No. (4 bits) and selects a given Frame 
number in combination with a 14 bit word identification selection. 
In this manner, it will be possible to select out any given word 
in any frame for display to permit instantaneous monitoring of 
given data words. This will simplify monitoring the instrument 
output at the high bit rates when reams of printer tape must be 
analyzed for observing proper operation. The NIXIE display also 
serves as a back-up for the printer if for any reason the printer 
is down. 
The probe stimulus circuitry generates a ramp pulse which is 
variable in amplitude and can be selectively applied to coincide 
with any selected sector of the sweep. A third variable is the 
capability of being able to apply the stimulus during a particular 
selected High Voltage step to permit complete instrument check­
out under polar scan conditions. Circuitry for accomplishing 
these results is indicated as follows: 
SELU3E%-i~ SECTOR SELECT 
SWITCHSUN su) SECTOR SPOKE 
PULSE IRIG ]IIIL2 
SUN PULSE 
SELE CT ED S.P. 
SECJOR GEN 
SELECTED SECIOR 5TIMULU5 
PS AS 
I 
I i, 
-A­
(SUN PULSEII EETRE!ET 
H.V POLARITY -CH} DEC OT F 5 
ALL 1 2 48 
,W.V. 
0-
STEP 
• TO PRC£.CEfIN(, 
------- W CkT. S_R INPUT
©ELE.T 
HV STEP 
E RAMP AMPLIUDE 
'NRL 
Fig 7.6:.3-3 Sector Selector 
and Ramp Generator 
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7.6.3.2 HIgh Voltage Programmer Control 
In order to facillitate instrument test and calibration 
operations, it is desireable to permit rapid selection of 
a particular voltage step for instrument operation. The 
following GSE control circuit permits selection of the 
signal to the HV programmer in the instrument to 
cause it to step to and halt at the desired step number. 
Pulses are counted down at a 16 KC rate in a 6 bit counter 
which has a decoder and select switch to cause the pulse 
to halt stepping operations where the count reaches the number 
selected. 
Ext. Inhibit HV Adv. (From Instr.) 
Start 
T. 	V.
 
6 Bit Ctl
 
16 kc Clock _[ [
 
Decode
 
HV Phlarity FF 
Select 
Sw-itch 
Stop 
Stop 
- F/F Ext. Force HV Zdro (to Instr.) 
Figure 7.6.3-4 High Voltage Programmer Control 
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7. 6.4 Meter Unit 
A separate meter unit has been provided with the GSE for the 
purpose of monitoring all DC voltages. The basic meter is n 
Electro Instrument Model 620 Digital Voltmeter which is capable 
of measuring voltages from 0 to ± 750 volts to an accuracy of 
d 0. 5% of reading. The measured voltage is displayed on a 5 digit 
numeric readout. Auto ranging is included and the unit is capable 
of measuring a desired voltage inserted into the input jacks 
available at the front panel. The unit is adapted for Plasma 
Probe use by installation of the assembly into the standard GFE 
suitcase. In normal operations the accompanying selector switch 
is operated to present any one of the voltages available on the 
instrument test connector to the meter. For reading external 
voltages, the switch is set at the "EXTERNAL" position. The 
meter unit also contains 50 test points for monitoring all signals 
and voltages available from the instrument test converter. See 
Figure 7.6.4-1 for a photo of the Meter Unit, 
7.6.5 Printer Unit (Figure 7.6.5-1) 
The printer provided with the GSE is a Franklin Model 1200 
Printer which has a basic printing speed of 20 lines per second. 
Ten print positions are provided with a format selected to 
conform to the Plasma Probe output data configuration. 
7..6.6 Current Probe Unit (Figure 7. 6. 6-1) 
The Current Probe Unit provides a means of calibration of the 
electrometer amplifiers by the insertion of known precision 
input currents. The generated current is continuously variable 
over five (5) decades from 10- 9 to 10-14 amperes. The desired 
current may be set to three (3) significant digits by a front panel 
dial. The accuracy of the current level is primarily determined 
by the quality of the standard used to calibrate the current source. 
A Cary type 31 Electrometer is used as the primary 
standard and is certified to til%. A periodic check of a test voltage 
provides a means of calibrating the current source with the ex­
ception of the probe resistor. The large ohmic value probe resis­
tor exhibits stabilities of better than one (1) percent per year. 
A panel control provides for the selection of either a pulse or 
minus current. The current may be interrupted by the stabilize 
signal from the instrument or by the exterior stabilize panel 
control. The Current Probe exterior stabilize signal is also 
available for control of the instrument stabilize command. 
The unit operates from power supplied by clip-in mercury batteries. 
Operational life on the original set of batteries is in excess of 
2000 hours with a shelf life of several years. 
The batteries are connected to the decade voltage divider through 
the polarity switch. The decade voltage divider sets the voltage 
on the potentiometer to either 20, 2, . 2, or . 02 volts. The ten­
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IN 
F1 
Figure 7.6.4-1. Meter Unit 
N 
Figure 7. 6. 5- 1. Printer Unit 
RANGE SELECT 
Battery Polarity Switch 
/
IIla 
Divider 
T PhJ TEST POINTS 
I10 TurnPotentiometer (Green) 
jI.-o 
---
+ 25v 
Current 
2 x 10" 1 
NIG 
Flip Flop D 
F . 
(Black) 
Ext. Stab. 
- Switch 
Stabilize 
Figure 7. 6.6-1 Current Probe 
turn pottntionictnr setH the voltage into the probe to a fraction of
 
the decade divider voltage. The current obtained is ". potentio­
meter voltage divided by the probe resistance, 2 x 10
 
(i.e., 2 0v/2 x 1010n= 10-9A) or Z x 1012 ohms external pulse or
 
the pulse generated by the exterior stabilization pushbutton, causes
 
the current to be interrupted by an electronic switch.
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7. 6.7 Demodulator 
The function of the demodulator is to convert the pulse 
width flux data from the instrument into a high accuracy real time 
proportional d-c signal. 
The schematic in Figure 7.6.7-1 shows five buffers, 
an A/D clock, one 7-bit ripple counter, four 7-bit storage registers, 
four each of ladder driver and ladder adder blocks. Each block has 
seven drivers driving seven ladder inputs and having one output. 
Figure 7.6.7-2 shows the ladder adder schematic; Figure 7.6. 7-3 
sh6ws the A/D clock schematic. 
The sample command signal starts the A/D clock and 
resets the ripple counter with its leading edge. The clock puts out 
the first pulse 8 microseconds after the leading edge of the sample 
command. The pulse width modulator signal begins 3 microseconds 
after the sample command. The trailing edge of this signal is used 
to transfer the contents of the ripple counter to the storage register. 
These outputs are fed through the ladder drivers and finally summed. 
up in the ladder adders. 
The analog d-c outpui is calculated to be 33mv/bit. 
This output is a minimum when the maximum flux. Thus, when there 
are 127 bits in the counter the output is nearly OV d-c. As the count 
down to 0 begins, the voltage will increase by 33 mv ± 1 mv. Thus 
at 0 bits the output will be: 
127 
128 x E where E =4.267 volts128 s s 
Therefore E - x 4. 267 = 4. Z24 volts 
o 128 
The instrument uses CLC JK-31 flip flops in the ripple 
counter and storage registers. It provides all its power requirements 
by Con Avionics HTlS-0.45A and HTS-Z. CA power supplies. The 
HTb-Z. OA is adjustable to give 4V to 5V with + 0. 5 regulation. 
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Transfer 
-F LaderAnalog7Bit addr 
Buffer 1 Storage Dder Adder Flux No. 1 
Flux Register
 
PWM No. 1 
~7 Bit 
e Ladder -Ladder Analog 
Flffer Divider Adder Flux No. 2 
PWM No. 2 
StgBit Ladder Ladder AnalogBuffer Storage Divider -
 Adder 
--- Flux No,Flux Register 3 
CD PWM No. 3 
7t HV T. P.
 
Buffer Storage Ladder Ladder Analog
HV Register Divider Adder Compressed 
T.P.
 
Ripple
 
Counter
A/D 
Clock l-F-
Reset Figure 7.6.7-1 
BLOCK DIAGRAM OF THEGSE PULSE 
Sml Buffer WIDTH MODULATOR 
Sample

Command
 
__ Stage ISte 312 
R%5 RIO R15 
R3 IR4R8 9 13 RIStages 3, 4, 5, 6 and 7 are identicalR 3 RI All NPN transistors are 2N222 :> 
SRZ R7 6 All PNP transistors are 2N289 ,j R I2 
RI Q' R6 Q 
Input I input 2 Input 3 
Figure 7. 6. 7-2 Ladder Adder Schematic 
AID Clock 
Output GRD 
+31 Q 7 R19 
+6v()(14)( R18 
R17 - JR 1 
- C2Q5 R15O 
Cz) 
U 
U 
144 
I.Q 
R 
RIO 
R 
CRZ CR3 
TCR4 R6 
R4 . "Q 
R3 - R 
C3 
-15V C4 
(21) AID Clock Control 
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8.0 	 PROBLEM AREAS AND SOLUTIONS 
Three problem areas encountered during the program and 
their solutions are discussed in the following paragraphs. 
8.1 	 Electrometer Tube 
Plasma Probe instrument 8C05-l experienced amplifier 
drift during retest sinusoidal tibration for qualification level 
tests. Excessive time for stabilization of a target amplifier 
was noted, along with.amplifier drift. Investigation revealed 
the inability of the electrometer tube, 8520, to withstand the 
amplified vibration leviels it was subjected to. Sinusoidal 
vibration maximum had been about ZOg, with an estimated 
amplification in excess of 5. 
A structural integrity analysis of the Analyzer and Optics 
assembly was performed with the intention of damping the 
assembly to 	reduce the amplified "g" levels seen by the elec­
trometer tube. Nine low-level sinusoidal exposures were used 
to analyze and determine a solution to the vibration problem. 
Both a foam collar mount around the tube and soft wiring to the 
tube pins for isolation of the vibration stimulus were the answers 
for successful performance. It is recommended that good 
mechanical 	isolation be provided in subsequent designs. 
8.2 	 Suppression Voltage Noise 
Random and system noise was noticed on the output when the 
instrument was fabricated. This noise was being introduced 
through the suppression grid by the suppression voltage power 
supply. 
An RG filter on the suppression grid power supply output reduced 
the noise read out errors from the order of 18-25 bits to 7-12 
bits. 
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8.2 
A quieter suppression voltage power supply with adequate 
filtering is recommended for the design of the next instrument. 
High Voltage Corona 
The analyzer plate stepping high voltage power supply exhibited 
corona problems during the first flight. Corona appeared during 
the higher energy steps. 
It was determined that the corona was due to outgassing of the 
instrument during the early phase of flight. The instrument 
was turned off for approximately two weeks to allow sufficient 
outgas sing, and was then turned back on with no problems re­
appearing thereafter. 
The subsequent units were installed with the capability, by com­
mand, to suppress the last four high voltage steps. It is recom­
mended that the above solution be employed on subsequent systems; 
it is also recommended that low outgassing materials be used. 
An additional high voltage problem occurred in the analyzer plate 
stepping HVPS during checkout of this subassembly. Due to tight 
weight and voltage constraints on the instrument, optimum clear­
ances could not be achieved in all areas. This resulted inesbme 
corona effects within the doubler module. Proper potting of this 
sub-assembly eliminated this problem. We recommend that more 
attention be given for adequate clearances to high voltage points 
and that good potting and packaging techniques be employed. 
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